Search Constraints
Search Results
Select an image to start the slideshow
Background Calibration of a 6-Bit 1Gsps Split-Flash ADC
1 of 7
Split Non-Linear Cyclic Analog-to-Digital Converter
2 of 7
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
3 of 7
Split Cyclic Analog to Digital Converter Using A Nonlinear Gain Stage
4 of 7
"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"
5 of 7
Settling Time Measurement Techniques Achieving High Precision at High Speeds
6 of 7
A 2.5 GHz Optoelectronic Amplifier in 0.18 m CMOS
7 of 7