Search Constraints
« Previous |
1 - 10 of 19
|
Next »
Search Results
Select an image to start the slideshow
A 12-b 50Msample/s Pipeline Analog to Digital Converter
1 of 10
A 2.5 GHz Optoelectronic Amplifier in 0.18 m CMOS
2 of 10
Settling Time Measurement Techniques Achieving High Precision at High Speeds
3 of 10
Jitter in Oscillators with 1/f Noise Sources and Application to True RNG for Cryptography
4 of 10
"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"
5 of 10
Split Cyclic Analog to Digital Converter Using A Nonlinear Gain Stage
6 of 10
A 16-b 10Msample/s Split-Interleaved Analog to Digital Converter
7 of 10
All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
8 of 10
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
9 of 10
Split Non-Linear Cyclic Analog-to-Digital Converter
10 of 10