Search Constraints
« Previous |
1 - 20 of 37
|
Next »
Search Results
Select an image to start the slideshow
A 12-b 50Msample/s Pipeline Analog to Digital Converter
1 of 20
Versatile Montgomery Multiplier Architectures
2 of 20
A 2.5 GHz Optoelectronic Amplifier in 0.18 m CMOS
3 of 20
High-Gain Transimpedance Amplifier With DC Photodiode Current Rejection
4 of 20
Settling Time Measurement Techniques Achieving High Precision at High Speeds
5 of 20
Detection of Nonstationary Noise and Improved Voice Activity Detection in an Automotive Hands-free Environment
6 of 20
Jitter in Oscillators with 1/f Noise Sources and Application to True RNG for Cryptography
7 of 20
Cryptography for Ultra-Low Power Devices
8 of 20
Real-Time Software-Defined-Radio Implementation of a Two Source Distributed Beamformer
9 of 20
Design of Tunable Low-Noise Amplifier in 0.13um CMOS Technology for Multistandard RF Transceivers
10 of 20
Round-Trip Time-Division Distributed Beamforming
11 of 20
"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"
12 of 20
Real-Time Software-Defined-Radio Implementation of Time-Slotted Carrier Synchronization for Distributed Beamforming
13 of 20
Split Cyclic Analog to Digital Converter Using A Nonlinear Gain Stage
14 of 20
A 16-b 10Msample/s Split-Interleaved Analog to Digital Converter
15 of 20
All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
16 of 20
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
17 of 20
Split Non-Linear Cyclic Analog-to-Digital Converter
18 of 20
An Optimized Software-Defined-Radio Implementation of Time-Slotted Carrier Synchronization for Distributed Beamforming
19 of 20
Phase and Frequency Estimation: High-Accuracy and Low- Complexity Techniques
20 of 20