Search Constraints
« Previous |
21 - 37 of 37
|
Next »
Search Results
Select an image to start the slideshow
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
1 of 17
All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
2 of 17
A 16-b 10Msample/s Split-Interleaved Analog to Digital Converter
3 of 17
Split Cyclic Analog to Digital Converter Using A Nonlinear Gain Stage
4 of 17
Real-Time Software-Defined-Radio Implementation of Time-Slotted Carrier Synchronization for Distributed Beamforming
5 of 17
"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"
6 of 17
Round-Trip Time-Division Distributed Beamforming
7 of 17
Design of Tunable Low-Noise Amplifier in 0.13um CMOS Technology for Multistandard RF Transceivers
8 of 17
Real-Time Software-Defined-Radio Implementation of a Two Source Distributed Beamformer
9 of 17
Cryptography for Ultra-Low Power Devices
10 of 17
Jitter in Oscillators with 1/f Noise Sources and Application to True RNG for Cryptography
11 of 17
Detection of Nonstationary Noise and Improved Voice Activity Detection in an Automotive Hands-free Environment
12 of 17
Settling Time Measurement Techniques Achieving High Precision at High Speeds
13 of 17
High-Gain Transimpedance Amplifier With DC Photodiode Current Rejection
14 of 17
A 2.5 GHz Optoelectronic Amplifier in 0.18 m CMOS
15 of 17
Versatile Montgomery Multiplier Architectures
16 of 17
A 12-b 50Msample/s Pipeline Analog to Digital Converter
17 of 17