Search Constraints
« Previous |
1 - 20 of 37
|
Next »
Search Results
Select an image to start the slideshow
Noise Analysis and Simulation of a Sub-Pixel Analog to Digital Voltage-To-Frequency Converter for use with IR Focal Plane Arrays
1 of 20
A Highly Digital VCO-Based ADC With Lookup-Table-Based Background Calibration
2 of 20
Lookup-Table-Based Background Linearization for VCO-Based ADCs
3 of 20
Adaptive Suppression of Interfering Signals in Communication Systems
4 of 20
Split Cyclic Analog to Digital Converter Using A Nonlinear Gain Stage
5 of 20
All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
6 of 20
Split Non-Linear Cyclic Analog-to-Digital Converter
7 of 20
Channel Estimation Error, Oscillator Stability And Wireless Power Transfer In Wireless Communication With Distributed Reception Networks
8 of 20
Cryptography for Ultra-Low Power Devices
9 of 20
Real-Time Software-Defined-Radio Implementation of a Two Source Distributed Beamformer
10 of 20
A 12-b 50Msample/s Pipeline Analog to Digital Converter
11 of 20
Improving Channel Estimation and Tracking Performance in Distributed MIMO Communication Systems
12 of 20
"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"
13 of 20
Phase and Frequency Estimation: High-Accuracy and Low- Complexity Techniques
14 of 20
Design of Tunable Low-Noise Amplifier in 0.13um CMOS Technology for Multistandard RF Transceivers
15 of 20
Sub-Picosecond Jitter Clock Generation for Time Interleaved Analog to Digital Converter
16 of 20
Real-Time Software-Defined-Radio Implementation of Time-Slotted Carrier Synchronization for Distributed Beamforming
17 of 20
Versatile Montgomery Multiplier Architectures
18 of 20
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
19 of 20
Jitter in Oscillators with 1/f Noise Sources and Application to True RNG for Cryptography
20 of 20