Skip to Content
Toggle navigation
Página Principal
Browse
Browse by Collection
Browse by Project Center
Browse Exhibits
About
About Us
Help
Entrar
Explore, Discover, Share
Ir
Advanced search
Busca
Remover filtros
Filtragem por:
Contributor
Sunar, Berk
Remover Contributor: Sunar, Berk
« ant |
1
-
10
de
51
|
próx »
Ordenar por relevance
relevance
date uploaded ▼
date uploaded ▲
date modified ▼
date modified ▲
Número de resultados para mostrar por página
10 por página
10
por página
20
por página
50
por página
100
por página
Ver resultados como:
Lista
Gallery
Masonry
Slideshow
Resultados da Busca
Microarchitectural Vulnerabilities in Heterogeneous Computing and Cloud Systems
Palavra-chave:
Rowhammer
,
cybersecurity
,
FPGA
,
cloud computing
,
side-channel
, and
computer architecture
O Criador:
Weissman, Zane
Advisor:
Sunar, Berk
Editor:
Worcester Polytechnic Institute
Data Criada:
2024-04-30
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
Investigating the Practical Limits of Rowhammer Attacks
Palavra-chave:
TLS handshake
,
Cryptographic Algorithm
, and
Rowhammer
O Criador:
Rahman, Kristi
Advisor:
Sunar, Berk
Editor:
Worcester Polytechnic Institute
Data Criada:
2023-12-14
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Chaos in Memory: A Comprehensive Analysis of Register and Stack Variable Corruption
Palavra-chave:
Memory
,
Stack
,
Hardware Security
, and
Rowhammer
O Criador:
Adiletta, Andrew
Advisor:
Sunar, Berk
Editor:
Worcester Polytechnic Institute
Data Criada:
2023-08-25
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Cross-Layer Vulnerability Analysis of System-on-Chip against Physical Hardware Attacks
O Criador:
Kiaei, Pantea
Advisor:
Schaumont, Patrick R.
Editor:
Worcester Polytechnic Institute
Data Criada:
2022-08-19
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
Software-Induced Fault Attacks on Post-Quantum Signature Schemes
Palavra-chave:
Microarchitectural Attacks
,
Post-Quantum Cryptography
,
Lattice-based Cryptography
,
Rowhammer Attack
,
Fault Attacks
, and
Multivariate Cryptography
O Criador:
Islam, Saad
Advisor:
Sunar, Berk
Editor:
Worcester Polytechnic Institute
Data Criada:
2022-01-12
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
Side-channel Testing Infrastructures in Preand Post-Silicon Settings
Palavra-chave:
Hardware security
,
Side-channel attacks
,
Leakage assessment
, and
Side-channel testing
O Criador:
Eren, Ramazan Kaan
Advisor:
Schaumont, Patrick R.
Editor:
Worcester Polytechnic Institute
Data Criada:
2022-04-20
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Design and Evaluation of Bit-sliced Neural Network and Post-Quantum Implementations
Palavra-chave:
Software Acceleration
,
Bit-slicing
,
Lattice-Based Post-Quantum Cryptography
,
Neural Networks
,
Electromagnetic Fault Injection Attacks
, and
Fault Countermeasures
O Criador:
Singh, Richa
Advisor:
Schaumont, Patrick R.
Editor:
Worcester Polytechnic Institute
Data Criada:
2022-04-27
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Internal Cognitive Assurance Model for Autonomous Robotic Systems (ICAMARS)
Palavra-chave:
Security
,
Vulnerability
,
Internal Assurance Model
,
Trust Metrics
,
Autonomous Robotic Systems
, and
Bayesian Networks
O Criador:
Diluoffo, Vincenzo
Advisor:
Sunar, Berk
and
Michalson, William R.
Editor:
Worcester Polytechnic Institute
Data Criada:
2020-05-04
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Robotics Engineering
Hardware Simulation of Embedded Software Fault Attacks: How to SimpliFI Processor Fault Vulnerability Evaluation
Palavra-chave:
Software Vulnerability Evaluation
,
Fault Injection
, and
Hardware Simulation
O Criador:
Grycel, Jacob T.
Advisor:
Schaumont, Patrick R.
Editor:
Worcester Polytechnic Institute
Data Criada:
2021-04-20
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
A Reinforcement Learning Approach To Optimize the MLC Prefetcher Aggressiveness at Run-Time
Palavra-chave:
Computer Architecture
,
Mid-Level Cache Prefetchers
,
Run-Time Performance Tuning
,
Q-learning
,
Reinforcement Learning
, and
Hardware Optimization
O Criador:
Adiletta, Matthew J.
Advisor:
Sunar, Berk
,
Shue, Craig A.
, and
Doroz, Yarkin
Editor:
Worcester Polytechnic Institute
Data Criada:
2021-05-06
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
« anterior
próximo »
1
2
3
4
5
6
Toggle facets
Filtre sua busca
Collections
PhD Dissertations
31
Masters Theses
20
Year
Year range begin
–
Year range end
Current results range from
2001
to
2024
View distribution
O Criador
Adiletta, Andrew
1
Adiletta, Matthew J.
1
Akdemir, Kahraman D.
1
Akgul, Ferit Ozan
1
Baktir, Selcuk
1
mais
O Criadors
»
Advisor
Doroz, Yarkin
1
Eisenbarth, Thomas
6
Huang, Xinming
5
Lou, Wenjing
4
Martin, William J.
1
mais
Advisors
»
Contributor
Alavi, Bardia
2
Batina, Lejla
1
Brown D. Richard, III
2
Brown, Donald R.
1
Burleson, Wayne
3
mais
Contributors
»
Unit (Department)
Computer Science
1
Electrical & Computer Engineering
49
Robotics Engineering
1
Editor
Worcester Polytechnic Institute
51
UN SDG
Not Specified
1
Tipo de recurso
Dissertation
31
Thesis
20
License
https://creativecommons.org/licenses/by/4.0/
2