Index Catalog // Digital WPI

"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"

1 of 4

All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters

2 of 4

Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter

3 of 4

Background Calibration of a 6-Bit 1Gsps Split-Flash ADC

4 of 4

Limit your search