Index Catalog // Hyrax

Filter löschen

Filtern nach: Stichwort CDCL

FPGA Accelerated SAT Solver

Stichwort:

Boolean SAT, FPGA, MQP, Look Up Table, and CDCL

Schöpfer:

Mao, Xinyun, David, Samuel, Eben, Joshua, and Hunter, Patrick

Advisor:

Doroz, Yarkin and Mus, Koksal

Herausgeber:

Worcester Polytechnic Institute

Datum erstellt:

2024-04-25

Resource Type:

Major Qualifying Project