Index Catalog // Hyrax

Remover filtros

Filtragem por: Palavra-chave Delay-Locked Loop

Sub-Picosecond Jitter Clock Generation for Time Interleaved Analog to Digital Converter

Palavra-chave:

Jitter, Clock Generation, Delay Line, Delay-Locked Loop, and Interleaved ADC

O Criador:

Gong, Jianping

Advisor:

McNeill, John A.

Editor:

Worcester Polytechnic Institute

Data Criada:

2019-08-08

Resource Type:

Dissertation

Degree:

PhD

Unit (Department):

Electrical & Computer Engineering