Simulation of the Pegasus architecturePublic
The "Pegasus" chip is a single-chip solution for second-generation mobile communication devices under development by the Atmel Corporation. At the Pegasus' core is a RISC based ARM microprocessor. In order to decrease development time, the Pegasus software can be developed in parallel with the hardware through the use of an ARM microprocessor simulator named the ARMulator. This project involved extending this ARMulator software to more closely resemble the Pegasus architecture by adding the functionality of an interrupt controller.
- This report represents the work of one or more WPI undergraduate students submitted to the faculty as evidence of completion of a degree requirement. WPI routinely publishes these reports on its website without editorial or peer review.
- Date created
- Resource type
- Rights statement
- In Collection:
|Thumbnail||Title||Visibility||Embargo Release Date||Actions|
Permanent link to this page: https://digital.wpi.edu/show/k0698b503