# Integrated Circuit Building Blocks for a Cyclic Analog-to-Digital Converter in 0.18um CMOS

Shant Orchanian | Gentian Rrudho | Alvaro Soares Jr.



• TO KEEP SYMMETRY IN OUR CIRCUIT, WE HAVE THE INPUT ALSO GO THROUGH THE RESIDUE AMPLIFIER. THEREFORE, WE DIVIDED THE INPUT BY 2 BY CONNECTING 3 CAP TO Vin<sub>p</sub> AND 1 CAP TO Vin<sub>m</sub>.



## 2 Switched Capacitor Array

• IN ORDER TO BE ABLE TO USE THE RESIDUE SIGNAL FROM OUR CONVERSIONS, WE NEED TO IMPLEMENT A **SWITCHED CAPACITOR NETWORK**.

#### Switched Capacitor Array



• IMPLEMENTATION IN CADENCE:



• THE **COMPARATORS** CREATE THE THERMOMETER CODE FOR THE OUTPUT, SHOWN BELOW:

(PRE-AMP IS BALANCED WITH 0.34V DIFFERENTIAL INPUT)



#### • THIS ANALOG LATCH WAS USED FOR THIS BLOCK, AS WELL:



#### Making the Decisions

• WE IMPLEMENTED OUR DECISIONS FOR THE SUBTRACTION FUNCTION AS A COMBINATION OF 4 CAPACITORS BY SWITCHING THE CAPS TO DIFFERENT REFERENCE VALUES.



## Gain and Voltage Ranges

• PRIOR RESEARCH HAS INDICATES THAT WE MUST MAINTAIN A DIFFERENTIAL **GAIN OF 2** OR LESS.



### SIMULATED RESULTS

SIMULATED IMPLEMENTATION OF COMPARATORS (TESTING CONDITION: 0.28 V DIFFERENTIAL VOLTAGE TRIGGERS LATCH)



DC SWEEP FOR DIFFERENTIAL AMPLIFIER



#### CHARGE INJECTION IN SWITCHED CAP CIRCUIT (ORIGINAL 2 CAPACITOR IMPLEMENTATION)



CHARGE INJECTION IN SWITCHED CAP CIRCUIT (NEW 4 CAPACITOR IMPLEMENTATION)

