

Integrated Circuit Building Blocks for a Cyclic Analog-to-Digital Converter in 0.18um CMOS


Shant Orchanian | Gentian Rudho | Alvaro Soares Jr.

NEW ENGLAND CENTER FOR ANALOG AND MIXED SIGNAL DESIGN – WORCESTER POLYTECHNIC INSTITUTE – 2008

Advisor: Prof. McNeill



Cyclic ADC




Specifications

SIZE	1 mm ²
PROCESS	0.18 MICRON CMOS
RESOLUTION	12-14 BITS
THROUGHPUT	1 Msps
TEST TIME	LESS THAN 1 sec


1 Input Block

• TO KEEP SYMMETRY IN OUR CIRCUIT, WE HAVE THE INPUT ALSO GO THROUGH THE RESIDUE AMPLIFIER. THEREFORE, WE DIVIDED THE INPUT BY 2 BY CONNECTING 3 CAP TO V_{in_p} AND 1 CAP TO V_{in_m} .




Making the Decisions

• WE IMPLEMENTED OUR DECISIONS FOR THE SUBTRACTION FUNCTION AS A COMBINATION OF 4 CAPACITORS BY SWITCHING THE CAPS TO DIFFERENT REFERENCE VALUES.




Gain and Voltage Ranges

• PRIOR RESEARCH HAS INDICATES THAT WE MUST MAINTAIN A DIFFERENTIAL GAIN OF 2 OR LESS.




IC Block Diagram




2 Switched Capacitor Array

• IN ORDER TO BE ABLE TO USE THE RESIDUE SIGNAL FROM OUR CONVERSIONS, WE NEED TO IMPLEMENT A **SWITCHED CAPACITOR NETWORK**.

Switched Capacitor Array




• IMPLEMENTATION IN CADENCE:




3 Open Loop Differential Amplifier

- OPEN LOOP GAIN ≈ 2
- RESISTIVE LOAD
- REPLICA BIAS




4 Logic and Comparators

• THE **COMPARATORS** CREATE THE THERMOMETER CODE FOR THE OUTPUT, SHOWN BELOW:
(PRE-AMP IS BALANCED WITH 0.34V DIFFERENTIAL INPUT)




• THIS ANALOG LATCH WAS USED FOR THIS BLOCK, AS WELL:




SIMULATED RESULTS


SIMULATED IMPLEMENTATION OF COMPARATORS
(TESTING CONDITION: 0.28 V DIFFERENTIAL VOLTAGE TRIGGERS LATCH)



DC SWEEP FOR DIFFERENTIAL AMPLIFIER



CHARGE INJECTION IN SWITCHED CAP CIRCUIT
(ORIGINAL 2 CAPACITOR IMPLEMENTATION)



CHARGE INJECTION IN SWITCHED CAP CIRCUIT
(NEW 4 CAPACITOR IMPLEMENTATION)

