

Worcester Polytechnic Institute

Major Qualifying Project

# Low Power Skin Impedance Spectrometer

*Muhammad Ehtisham Abid*

*Sara Kim*

*Tyler Newman*

*Sebastian Rojas*

advised by  
Professor John McNeill

April 28, 2016

This report represents work of WPI undergraduate students submitted to the faculty as evidence of a degree requirement. WPI routinely publishes these reports on its web site without editorial or peer review. For more information about the projects program at WPI, see <http://www.wpi.edu/Academics/Projects>.

# List of Contents

1	Introduction . . . . .	1
2	Background . . . . .	3
2.1	Electrical Impedance . . . . .	3
2.2	Skin Impedance . . . . .	3
2.2.1	Applications . . . . .	9
2.3	Safety Considerations . . . . .	12
2.3.1	Electrical Safety Standards for Medical Devices . . . . .	12
2.3.2	WPI Institutional Review Board Approval . . . . .	13
2.4	Data Processing . . . . .	13
2.4.1	Quadrature Demodulation . . . . .	13
2.4.2	DFT and FFT Implementation . . . . .	15
3	System Specifications and Requirements . . . . .	17
4	Design Options . . . . .	19
4.1	Stimulus Generation . . . . .	19
4.1.1	Micro-Controller . . . . .	19
4.1.2	AD5933 Impedance Analyzer . . . . .	19
4.2	Power Management . . . . .	20
4.3	Analog Front End (AFE) . . . . .	20
4.3.1	V-I Converter . . . . .	20
4.4	Micro-controller Options . . . . .	25
4.5	Wireless Communication . . . . .	25
4.5.1	Bluetooth . . . . .	25
4.5.2	ZigBee . . . . .	26
4.5.3	Comparison . . . . .	27
4.6	Matlab Code . . . . .	29
5	Final Design . . . . .	30
5.1	Stimulus Generation . . . . .	31
5.2	Power Management . . . . .	31
5.3	Analog Front End . . . . .	32
5.3.1	V-I Converter . . . . .	32
5.3.2	Instrumentation Amplifier . . . . .	34
5.3.3	Voltage To Current Converter . . . . .	36
5.3.4	Transimpedance Amplifier . . . . .	36
5.4	Micro-controller: ATMEGA328P . . . . .	36
5.5	Wireless Communication: HC-06 . . . . .	39

5.6	Matlab Code . . . . .	39
5.7	PCB Layout . . . . .	42
6	Test & Results . . . . .	45
6.1	V-I converter . . . . .	45
6.1.1	Breadboard Results . . . . .	45
6.1.2	PCB Results . . . . .	48
6.2	Instrumentation Amplifier . . . . .	50
6.3	Transimpedance Amplifier . . . . .	53
6.4	Atmega328p/Bluetooth/AD5933 Testing . . . . .	56
6.4.1	Atmega328p . . . . .	56
6.4.2	Bluetooth Module (HC-06) . . . . .	57
6.4.3	AD5933 . . . . .	57
6.5	System Validation . . . . .	59
6.6	Human Testing . . . . .	91
7	Conclusion . . . . .	94
8	Future Recommendations . . . . .	95
8.1	AD5933 . . . . .	95
8.2	AD8421 . . . . .	95
8.3	Patient Detection . . . . .	95
8.4	Battery size . . . . .	95
8.5	Mobile Application . . . . .	95
	<b>Appendix</b> . . . . .	<b>100</b>
A	Data Sheets . . . . .	100
A.1	AD5933 . . . . .	100
A.2	AD8421 . . . . .	141
A.3	AD8606 . . . . .	161
B	Codes . . . . .	185
B.1	Atmega328p Code . . . . .	185
B.2	MATLAB Code . . . . .	188
C	IRB Approval . . . . .	192
D	Schematics . . . . .	194
D.1	Analog . . . . .	194
D.2	Digital . . . . .	195
D.3	Power . . . . .	196

# List of Figures

1.1	Simple Block Diagram . . . . .	1
2.1	Cell Membrane and Extracellular Fluid [7] . . . . .	4
2.2	Equivalent model of skin and electrode configuration [8] . . . . .	4
2.3	Skin Dispersion Regions . . . . .	5
2.4	Impedance Values over Different Frequency [11] . . . . .	6
2.5	Impedance Magnitude vs. Frequency for Grasping Contact [12] . . . . .	7
2.6	Avg. Impedance Phase Angle vs. Frequency for Grasping Contact [12] . . . . .	7
2.7	Avg. Impedance Magnitude vs. Frequency for Finger Electrode [12] . . . . .	8
2.8	Avg. Impedance Phase Angle vs. Frequency for Finger Electrode [12] . . . . .	8
2.9	Skin Cancer Electrode [19] . . . . .	11
2.10	Electrode Mesh for Tomography[20] . . . . .	12
2.11	Isolation Transformer [23] . . . . .	12
2.12	Quadrature Demodulation Block Diagram . . . . .	14
3.1	Range of Frequency and Impedance for Different Applications . . . . .	18
4.1	Top Level Block Diagram . . . . .	19
4.2	Voltage to current converter configuration 1 . . . . .	20
4.3	Voltage to current converter configuration 2 . . . . .	21
4.4	Voltage to current converter configuration 3 . . . . .	22
4.5	Voltage to current converter configuration 4 . . . . .	23
4.6	Voltage to current converter configuration 5 . . . . .	23
4.7	Power Consumption vs. Time . . . . .	28
5.1	Analog Schematic . . . . .	30
5.2	Regulator Connection for 5V Supply . . . . .	31
5.3	Voltage to Current Converter . . . . .	32
5.4	Active Bandpass Configuration . . . . .	33
5.5	V-I Simulation . . . . .	34
5.6	Instrumentation Amplifier Configuration . . . . .	35
5.7	Simple Schematic of AD8421 [31] . . . . .	36
5.8	ATMEGA328P Flow Diagram . . . . .	38
5.9	Connection between HC-06 and ATMEGA328P . . . . .	39
5.10	Flow Chart of Matlab Code . . . . .	41
5.11	Top and Bottom Layer of PCB Design . . . . .	43
5.12	Power plane of PCB Design . . . . .	44
5.13	Ground plane of PCB Design . . . . .	44
6.1	Magnitude Plot - Breadboard . . . . .	47

6.2	Phase Plot - Breadboard . . . . .	47
6.3	Magnitude Plot - PCB . . . . .	49
6.4	Phase Plot - PCB . . . . .	49
6.5	Vin INA at 5kHz . . . . .	50
6.6	Vout INA at 5kHz . . . . .	51
6.7	Vin INA at 100kHz . . . . .	52
6.8	Vout INA at 100kHz . . . . .	52
6.9	Trans-Impedance Amp input at 5kHz . . . . .	53
6.10	Trans-Impedance Amp output at 5kHz . . . . .	54
6.11	Trans-Impedance Amp input at 100kHz . . . . .	55
6.12	Trans-Impedance Amp output at 100kHz . . . . .	55
6.13	Bluetooth Transmission . . . . .	56
6.14	I2C Transmission . . . . .	57
6.15	HC-06 Bluetooth Transmission . . . . .	57
6.16	Output of AD5933 - 100kHz . . . . .	58
6.17	Output of AD5933 - 8kHz . . . . .	58
6.18	RC Ranges for Impedance Magnitude between 200 $\Omega$ and 2k $\Omega$ . . . . .	59
6.19	Resistance vs Frequency of Test Loads . . . . .	60
6.20	Phase vs Frequency of Test Loads . . . . .	61
6.21	Impedance vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 5.34nF . . . . .	62
6.22	Phase vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 5.34nF . . . . .	62
6.23	Impedance Error vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 5.34nF . . . . .	63
6.24	Phase Error vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 5.34nF . . . . .	63
6.25	Impedance vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 10.61nF . . . . .	64
6.26	Phase vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 10.61nF . . . . .	65
6.27	Impedance Error vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 10.61nF . . . . .	66
6.28	Phase Error vs Frequency RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 10.61nF . . . . .	66
6.29	Impedance vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 5.34nF . . . . .	67
6.30	Phase vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 5.34nF . . . . .	68
6.31	Impedance Error vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 5.34nF . . . . .	68
6.32	Phase Error vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 5.34nF . . . . .	69
6.33	Impedance vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 10.61nF . . . . .	70
6.34	Phase vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 10.61nF . . . . .	70
6.35	Impedance Error vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 10.61nF . . . . .	71

6.36	Phase Error vs Frequency RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 10.61nF . . . . .	71
6.37	Impedance vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 5.34nF . . . . .	72
6.38	Phase vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 5.34nF	73
6.39	Impedance Error vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 5.34nF . . . . .	73
6.40	Phase Error vs Frequency RC Parallel Load Resistor =1980 $\Omega$ Capacitor = 5.34nF . . . . .	74
6.41	Impedance vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 10.61nF . . . . .	75
6.42	Phase vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 10.61nF	76
6.43	Impedance Error vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 10.61nF . . . . .	76
6.44	Phase Error vs Frequency RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 10.61nF . . . . .	77
6.45	Impedance vs Frequency RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 5.34nF . . . . .	78
6.46	Phase vs Frequency RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 5.34nF	78
6.47	Impedance Error vs Frequency RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 5.34nF . . . . .	79
6.48	Phase Error vs Frequency RC Parallel Load Resistor =2209 Ohms Capacitor = 5.34nF . . . . .	79
6.49	Impedance vs Frequency RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 10.61nF . . . . .	80
6.50	Phase vs Frequency RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 10.61nF	81
6.51	Impedance Error vs Frequency RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 10.61nF . . . . .	81
6.52	Phase Error vs Frequency RC Parallel Load Resistor =2209 $\Omega$ Capacitor = 10.61nF . . . . .	82
6.53	Impedance vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 5.34nF . . . . .	83
6.54	Phase vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 5.34nF	83
6.55	Impedance Error vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 5.34nF . . . . .	84
6.56	Phase Error vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 5.34nF . . . . .	84
6.57	Impedance vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 10.61nF . . . . .	85
6.58	Phase vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 10.61nF	86
6.59	Impedance Error vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 10.61nF . . . . .	86
6.60	Phase Error vs Frequency RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 10.61nF . . . . .	87
6.61	Impedance vs Frequency Resistor Parallel Load Resistor = 3024 $\Omega$ . . . . .	88

6.62	Phase vs Frequency Resistor Load Resistor = 3024 $\Omega$ . . . . .	88
6.63	Impedance Error vs Frequency Resistor Load Resistor = 3024 $\Omega$ . . . . .	89
6.64	Phase Error vs Frequency Resistor Load Resistor = 3024 $\Omega$ . . . . .	89
6.65	Electrical Model of Human Skin . . . . .	91
6.66	Magnitudes of Human Testing Result and Electrical Skin Model . . . . .	92
6.67	Phase of Human Testing Result and Electrical Skin Model . . . . .	92
6.68	Magnitudes of Human Testing Result and Electrical Skin Model (R1 = 200 $\Omega$ , R2 = 3000 $\Omega$ , C1 = 50nF) . . . . .	93
6.69	Phase of Human Testing Result and Electrical Skin Model (R1 = 200 $\Omega$ , R2 = 3000 $\Omega$ , C1 = 50nF) . . . . .	93


# List of Tables

2.1	Methods of Diabetes Testing [2]	9
2.2	Skin Impedance Applications Summary [13][2][14][15][16][17][18]	11
3.1	Technical Specifications	17
4.1	Characteristics of HC-06 JY-MCU Bluetooth Smart Device[28]	26
4.2	Characteristics of ZigBee Module[29]	27
4.3	Characteristics of Bluetooth and ZigBee Module[28][29]	27
5.1	Estimated Power Consumption of Main Units	31
5.2	Calculating Unknown Phase	39
6.1	Breadboard V to I Results	46
6.2	PCB V to I Results	48
6.3	RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 5.34nF	61
6.4	RC Parallel Load Resistor = 905 $\Omega$ Capacitor = 10.61nF	64
6.5	RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 5.34nF	67
6.6	RC Parallel Load Resistor = 1797 $\Omega$ Capacitor = 10.61nF	69
6.7	RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 5.34nF	72
6.8	RC Parallel Load Resistor = 1980 $\Omega$ Capacitor = 10.61nF	74
6.9	RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 5.34nF	77
6.10	RC Parallel Load Resistor = 2209 $\Omega$ Capacitor = 10.61nF	80
6.11	RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 5.34nF	82
6.12	RC Parallel Load Resistor = 2947 $\Omega$ Capacitor = 10.61nF	85
6.13	Resistor Load Resistor = 3024 $\Omega$	87
6.14	Device Accuracy with Different Parallel Loads	90

# 1 Introduction

Skin impedance is the opposition that skin presents to current as a function of applied voltage. Its value depends on the structure of cell membranes, amount of intra and extracellular fluid and compactness of tissue. [1] The value of skin impedance can be used as an indicator in many applications because there is a relation between impedance and cell structure. Some of these applications are: diabetes diagnosis [2], Body Mass Index (BMI) calculation, [3] pain and exertion level measurement [4] and cancer diagnosis [5]. Additionally, recent studies [4] [2] [5] show skin impedance measurement can be considered as an alternative to other more invasive and complex diagnostic methods.

The goal of our project is to develop a low power biomedical device that measures skin impedance across a wide frequency range. This frequency range was chosen to be 5 kHz to 100 kHz. Additionally, our device will provide the user with a visual representation of the measurements in Matlab. Unlike many available meters, this skin impedance meter will be designed to be low power, portable, and versatile for multiple applications.



*Figure 1.1: Simple Block Diagram*

As shown in Figure 1.1, our project involves a measurement system that interfaces with the subjects body with four electrodes. Two of these electrodes inject current into the body, and the other two measure the voltage drop across the body. Knowing both the injected current and voltage drop, the system can compute the skin impedance of the subject. The computed data is then transmitted through Bluetooth to a laptop running Matlab where the data is presented in two plots. One plot that shows impedance vs. frequency, and the other that shows impedance vs. time.

As described in Section 2.2 Measuring impedance is a more complex task than measuring Electrocardiogram (EKG). This is because it requires an active system to both inject a signal into the body and measure the body's response to this signal. Another challenge is that this measurement can be affected by many factors. These factors include: body temperature, skin moisture level, stress or anxiety levels, age and sex. These challenges need to be considered during development of design requirements.

It is important to validate the results obtained from the system. In order to do so, we will compare our results with results obtained from other impedance measurement techniques. Additionally, to ensure our system is capable of measuring skin impedance, we will build an electrical model that represents a persons skin. As another validation method, we will use Bioelectrical Impedance Analysis (BIA) to calculate BMI and then compare the value to BMI values obtained using skin folding.

## 2 Background

In this chapter, we discuss about topics related to our project. We first examine what is electrical and skin impedance. Then, we present different applications of skin impedance measurement in order to highlight its importance. We also studied about safety considerations and standards since our project is related to human subject. Finally, we will discuss about the techniques commonly used for calculating real and imaginary part of an unknown impedance.

### 2.1 Electrical Impedance

Impedance is defined as the frequency domain ratio of the voltage to the current. In other words, it is the voltage-current at a particular frequency  $\omega$ . [6] Impedance is a complex number with a real and an imaginary part. The real part of the impedance is known as resistance,  $R$  [Ohms,  $\Omega$ ], and the imaginary part of the impedance is known as reactance,  $X$  [Ohms,  $\Omega$ ]. Impedance can be expressed in polar or rectangular form.

$$Z = |Z| e^{j \cdot \arg(Z)} \quad (2.1)$$

$$Z = R + jX \quad (2.2)$$

Where:

- $|Z|$  is the magnitude of the complex impedance, or the ratio of the voltage amplitude to the current amplitude.
- $\arg(Z)$  is the phase of the complex impedance, or the phase shift by which the current lags the voltage.

It is important to note that the polar form of the impedance in (2.1) relates the amplitude and phase Eq. (2.2) of a sinusoidal current and voltage signal.

### 2.2 Skin Impedance

The human body impedance can be modeled as being composed of resistive and capacitive elements. More specifically, cell membranes act like capacitors and body fluids act like resistors. [1] Cell membranes behave as capacitors when AC current passes through them because they consist of a layer of non-conductive lipids sandwiched between conductive protein molecules, as shown in Figure 2.1. Therefore, at low frequencies, current can primarily pass through extracellular fluids and, at high frequencies, current can primarily pass through cell membranes.




Figure 2.1: Cell Membrane and Extracellular Fluid [7]

In more detail, the skin impedance can be modeled according to Figure 2.2:






Figure 2.2: Equivalent model of skin and electrode configuration [8]

There are three frequency dependent regions of impedance in the skin known as  $\alpha$ ,  $\beta$  and  $\gamma$ -dispersions. [9] In each of these regions, there is a sharp decrease in impedance as frequency increases. This decrease is known as a dielectric dispersion. The three regions can be observed in Figure 2-3.



*Figure 2.3: Skin Dispersion Regions*

The  $\alpha$ -dispersion occurs typically from DC to 1 kHz, and it is caused by surface conductance and interfacial polarization at the membrane boundaries. [10] The  $\beta$ -dispersion occurs from 1 kHz to 100 MHz, and it happens because the cell membrane capacitances are shorted over this frequency range. Above 100 MHz, the  $\gamma$ -dispersion occurs because of the relaxation of the water dipoles in the cells. [10] It is important to mention that  $\alpha$ - and  $\beta$ -dispersion windows are the most relevant for medical applications because most changes in electrical properties of skin occur within these regions. Skin impedance varies depending on frequency, electrode type, and the age and sex of the subject. It is important to understand what the typical skin impedance ranges in human subjects are. A research study [11] that measures skin impedance of 10 healthy males can help us better understand what this typical range is. In [11], the skin impedance values at different frequencies were measured in 10 different locations.



*Figure 2.4: Impedance Values over Different Frequency [11]*

Additionally, skin impedance measurements also depend on the test setup and type and surface area of the electrodes used to record them. In [12], the skin impedance of 367 human subjects was measured. This study used two different types of electrodes to understand how these affect the measurements. First, researchers use cylindrical brass rod (diameter = 1.5 cm, length = 14 cm) for grasping contact with the hand. Afterwards, they repeated the study using a square copper plate electrode of area 144 or 25 mm<sup>2</sup> for contact with the index finger. The magnitude and phase angle of the skin impedance was measured across different frequencies and the results for these two types of electrodes are presented in Figures 2.5, 2.6, 2.7 and 2.8.




Figure 2.5: Impedance Magnitude vs. Frequency for Grasping Contact [12]




Figure 2.6: Avg. Impedance Phase Angle vs. Frequency for Grasping Contact [12]




Figure 2.7: Avg. Impedance Magnitude vs. Frequency for Finger Electrode [12]




Figure 2.8: Avg. Impedance Phase Angle vs. Frequency for Finger Electrode [12]

In addition to showing the dependency of skin impedance measurements to frequency and electrode surface area, these figures also show how impedance varies according to the age and sex of the individuals.

### 2.2.1 Applications

#### Bioelectrical Impedance Analysis

The first application of skin impedance that we researched was Bioelectrical Impedance Analysis (BIA), which is a common method to measure body composition.[3] BIA uses the impedance, height, and weight of subjects to calculate their Fat Free Mass (FFM), Total Body Water (TBW), and Skeletal Muscle Mass (SMM).

The research we studied involves a setup with two or three electrodes attached to the subjects body. In a two electrode setup, the electrodes can be attached either on both wrists or one wrist and an ankle on the same side of the body. Then, a current of 800  $\mu\text{A}$  is sent through the body in order to find the impedance. The impedance, height, and weight of the individual can be used in Eq. (4.25) to obtain the FFM. [3]

$$FFM = 6.37 + 0.64 \cdot Weight + \frac{0.64 \cdot Height^2}{Z} - 0.16 \cdot Age - 2.71 \cdot Sex \quad (2.3)$$

(Sex: Man = 1, Woman = 2)

There are limitations when using skin impedance to determine body composition. One of the main limitations is that certain activities, such as eating, drinking and exercising, prior to testing will skew the results.[13] For example, eating less than 4 hours before BIA testing will cause impedance result to decrease by up to 2.5%, and exercising changes the impedance value by 3% and the reactance by around 8%. Another issue is that the equations used in these calculations are dependent on race, age-range, and body type.

#### Diabetes

Another important application of skin impedance is diabetes diagnosis. [2] There are several ways to diagnose diabetes or high glucose content in the blood. Table 2.1 summarizes the detection principle and drawbacks of some methods.

Detection Method	Drawback
Finger Pricking	Invasive and prone to infection
Radio wave transmission	Requires high frequency (5 GHz - 12 GHz) to penetrate skin
Infrared radiation absorption	Sensor impedance depends on frequency so it is not convenient to use this parameter for blood glucose level estimation.

*Table 2.1: Methods of Diabetes Testing [2]*

Considering all these drawbacks, there is a need for a more accurate and cheaper system which measures blood glucose level. Impedance decreases when blood glucose level increases and impedance increases when blood glucose level decreases. By measuring the skin impedance, a good indication of blood glucose levels can be obtained. This non-invasive

method reduces finger pricking for blood glucose detection and hence reduces chances of infection.

### **Pain / Exertion Measurement**

Skin impedance can also be used as an objective indicator for pain or exertion. [14] This is because the skin impedance changes with the increase in sweating or cardiovascular activity. When an individual experiences pain, his or her sympathetic nervous system increases the activity of the sweat glands. Additionally, other studies [12][4] have shown high correlation between the objective pain measurement obtained from skin impedance measurement and the subjective pain measurement indicated by the patients.

To measure pain, a variety of bio-impedance meters can be used. The device used in the cited researches was the EIM 105-TI impedance meter from General Devices. To objectively assess pain, the skin impedance of the patient is initially measured before the patients muscle/joint is strained. This establishes a baseline level for the pain level of the individual. After that, pain is induced by standing up, squatting, walking up and down the stairs or by knee and spine loading. Different impedance meters inject different signals in the body to measure its impedance. For example, the EIM 105-TI measures impedances between 0.1 and 199.999K Ohms using 10A at 10 or 100 kHz through three electrodes. [15]

### **Skin Cancer**

Typical skin cancer diagnosis involves visual inspection of a suspicious skin lesion and examination of a biopsy. This process is invasive and dependent on the skill of the inspector. However, using the difference between skin impedance of normal tissue and that of melanoma tissue, skin cancer can be diagnosed non-invasively.

For skin cancer detection, a probe consisted of circular electrodes is commonly used to inject current signals and measure voltages. A single frequency or multi-frequency screening can be used, but higher accuracy is achieved by using multi-frequency [5]. In order to compare the impedances, it is required to measure the impedance of a benign skin lesion. Skin tissues with melanoma or other types of skin cancer have lower skin impedance, or higher conductivity, than normal tissues. The differences in measurements are more noticeable at lower frequencies. The accuracy of this method is significant enough, generally around 90% specificity with nearly 100% sensitivity for multi-frequency scanning, to be considered as a diagnostic tool.

### **Summary**

Table 2.2 shows the requirements of Skin Impedance measurements for the applications included in the background. The table includes the following requirements: number of the electrodes and their location, the range of operation and the current signal used in each of the operations. Figures 2.9 and 2.10 show the specialized electrode used in the skin cancer applications, and the electrode mesh for the tomography application.

Application	Number of Electrode(s)	Impedance Range	Range of Frequencies	Current	Error in $ Z $	Error in $\angle Z$
Unit		$\Omega$	Hz	$\mu A$	%	$^{\circ}$
Single Frequency BIA	2	200 - 1.2k	50k	800	$\leq 8$	0.8 - 1.6
	4	175 - 1.1k	50k	800	$\leq 1.2$	0.2 - 0.8
	4+	150 - 1.05k	50k	800	$\leq 0.5$	0.8 - 1.2
Multi Frequency BIA	2	175 - 110k	0 - 500k	800	$\leq 8$	0.8 - 1.2
	4	140 - 101k	0 - 500k	800	$\leq 1.2$	0.8 - 1.2
	4+	120 - 100k	0 - 500k	800	$\leq 0.5$	0.8 - 1.2
ImpediMed SBF7 BIA	4	50 - 1100	4k - 1000k	N/A	$\leq 1$	N/A
Diabetes	2	1.2k - 3k	10k - 100k	1	$\leq 5$	0.8 - 1.2
Pain	3	200 - 1000	10k - 100k	10	$\leq 3$	0.6 - 1
Cancer	1	80 - 150k	1k - 3M	75	$\leq 0.5$	0.2 - 0.8
Tomography	Mesh	100 - 100k	1k - 1M	$\leq 5000$	$\leq 0.1$	0.1 - 0.2

**Table 2.2: Skin Impedance Applications Summary [13][2][14][15][16][17][18]**



**Figure 2.9: Skin Cancer Electrode [19]**




*Figure 2.10: Electrode Mesh for Tomography[20]*

## 2.3 Safety Considerations

### 2.3.1 Electrical Safety Standards for Medical Devices

Since this project involves passing AC current through a human body, it is important to know the current safety standards. A person can feel AC currents above 1 mA (RMS) at 60 Hz or DC currents above 5 mA. [21] At around 10 mA, AC current passing through the arm of a 68-kilogram (150 lb.) human can cause powerful muscle contractions. This means the subject is unable to voluntarily control muscles and cannot release an electrified object. These current levels can be used to establish the maximum limit of current that our device can pass through the body to avoid injuring the subject.

The IEC 60601 is the safety standard for medical electrical devices. [22] This standard warns about the dangers of micro and macroshock. Microshock occurs when the current flows through the heart and macroshock occurs when the safety ground in the device breaks causing a dangerous current ( $> 10\text{mA}$ ) to pass through the body, resulting in breathing problems or ventricular fibrillation. The standard states that isolating the power supply and limiting the current injected into the body are the best ways to avoid both micro and macroshock. Limiting the current can be done by making a current source circuit and isolating the power supply can be done by the use of an isolation transformer, as shown in Figure 2.11.



*Figure 2.11: Isolation Transformer [23]*

### 2.3.2 WPI Institutional Review Board Approval

Since the project will involve system testing on human subjects, it is required to receive an approval from WPI's Institutional Review Board for conducting in vivo testing. In general, an Institutional Review Board (IRB) is a committee that is in charge of reviewing, approving and monitoring biomedical and behavioral research involving humans. [3] The IRB at WPI has detailed criteria for projects that are exempted from IRB. These criteria can be found in appendix C. The general procedures for WPIs IRB application is listed below.

1. Set up detailed specifications or test conditions that will affect human subjects.
2. Complete the IRB application form and apply for the review of the project.
3. If the Chair needs more information, a representative of the project, in this case, the advisor, will be summoned to the IRB board meeting.
4. After reviewing the details, some modification or suggestion of the project may be presented to ensure the safety of subjects.
5. Accept or negotiate suggestions.
6. Project approved.

Some facts to take into consideration are:

- Approval is given for a full year
- Changes can be made after the review is done and the approval is given
- The team can test themselves with self-consents.


The team was able to acquire the approval from WPI IRB office. The IRB application and the letter of approval is included in Appendix C.

## 2.4 Data Processing

Skin impedance is a complex number and can be calculated by injecting current through and then measuring voltage across skin. After measuring voltage drop, it is necessary to compute both real and imaginary parts of impedance using the current signal and voltage drop. This section details the two most common methods used to find the real and imaginary parts of an unknown impedance.

### 2.4.1 Quadrature Demodulation

The first method Quadrature Demodulation [24], also known as I/Q Demodulation or Sine Correction method, is a method for finding the phase and magnitude of a signal by multiplying the signal by both an in-phase signal and a quadrature signal. These two signals are separated by a 90 degree phase shift. Figure 2.12 is a block diagram of Quadrature Demodulation.



**Figure 2.12: Quadrature Demodulation Block Diagram**

When used in measuring an unknown impedance, this method makes use of the known current signal  $i(t)$  flowing through the unknown impedance  $Z$ , and the resulting voltage across the impedance  $V(t)$ .  $V(t)$  is the magnitude of the impedance multiplied by  $i(t)$  where its frequency dependent part is shifted by the phase of the impedance.

$$Z = |Z(\omega)| \cdot e^{j\theta_Z\omega} \quad (2.4)$$

$$i(t) = I_O \cdot \sin \omega t \quad (2.5)$$

$$V(t) = |Z(\omega)| \cdot I_O \cdot \sin \omega t + \theta_Z\omega \quad (2.6)$$

Next this  $V(t)$  is multiplied by the in-phase,  $\sin(t)$ , and quadrature signals,  $\cos(t)$ , in order to make  $V_q(t)$  and  $V_I(t)$ .

$$V_q(t) = V(t) \cdot \sin \omega t = \frac{|Z(\omega)| \cdot I_O}{2} \cdot [\cos \theta_Z\omega - \sin \theta_Z\omega + 2\omega t] \quad (2.7)$$

$$V_I(t) = V(t) \cdot \cos \omega t = \frac{|Z(\omega)| \cdot I_O}{2} \cdot [\sin \theta_Z\omega - \sin \theta_Z\omega + 2\omega t] \quad (2.8)$$

When the new in-phase and quadrature signals are averaged over a time  $t = n/f = 2\pi n/\omega$  such that  $t$  is equal to  $n$  periods of the frequency. As a result, the cosine and sine terms varying with time,  $t$  will cancel out leaving the following equations: Eq. (2.9) & Eq. (2.10).

$$V_{avgq}(t) = \frac{|Z(\omega)| \cdot I_O}{2} \cdot \cos \theta_Z\omega = \frac{I_O}{2} \cdot Re(Z(\omega)) \quad (2.9)$$

$$V_{avgI}(t) = \frac{|Z(\omega)| \cdot I_O}{2} \cdot \sin \theta_{Z\omega} = \frac{I_O}{2} \cdot Im(Z(\omega)) \quad (2.10)$$

The last step to calculate the real and imaginary part of an unknown impedance would be to multiply these two signals by a factor of  $a = 2/I_0$  in order to get rid of the scaling left in them.

$$\frac{I_O}{2} \cdot Im(Z(\omega)) \cdot a = Im(Z(\omega)) \quad (2.11)$$

$$\frac{I_O}{2} \cdot Re(Z(\omega)) \cdot a = Re(Z(\omega)) \quad (2.12)$$

The drawback of this method is that, if the signals are not averaged over an integral number of periods, then an error will occur in both real and imaginary parts.

#### 2.4.2 DFT and FFT Implementation

Another method of obtaining the real and imaginary parts of an unknown impedance is the Discrete Fourier Transforms. DFT is the discrete version of the Fourier Transform which states that any function can be represented by a series of sinusoids. [25] Since this transform does not deal with continuous time, the Nyquist rate applies: in order to correctly analyze a signal with a frequency of  $f$  Hz, the signal must be sampled at minimum frequency of  $2f$  Hz.

The definition of a DFT is shown below, where  $x(n)$ , the unknown impedance in terms of the voltage across the impedance and the current into the impedance, is a real discrete periodic signal with a period length of  $N$  and  $X(k)$  is a complex discrete periodic signal with period length  $N$ . [25]

$$X(k) = \frac{1}{N} \sum_{n=0}^{N-1} x(n) \cdot e^{-\frac{i(2\pi)nk}{N}} \quad (2.13)$$

Using Eulers Identity, this definition can be re-written as following.

$$Re\{X(k)\} = \frac{2}{N} \sum_{n=0}^{N-1} x(n) \cdot \cos \frac{(2\pi)nk}{N} \quad (2.14)$$

$$Im\{X(k)\} = -\frac{2}{N} \sum_{n=0}^{N-1} x(n) \cdot \sin \frac{(2\pi)nk}{N} \quad (2.15)$$

$$X(k) = Re\{X(k)\} + j \cdot Im\{X(k)\} \quad (2.16)$$

A possible problem of using the DFT method is that the number of calculations to compute the DFT grows exponentially as  $N$  increases. A way to alleviate the number of computations is to use Fast Fourier Transform (FFT). [25] A FFT reduces the number of calculations required. For example, using a 4,096 point DFT requires 16,777,216 calculations to work while a FFT computation uses only 24,575 calculations.

### 3 System Specifications and Requirements

This chapter includes design requirements derived from the research, the preliminary block diagram of our system, and the selection of the needed components.


Based on the research about skin impedance applications, we were able to list the design requirements for our design. As mentioned in the introduction, our goal is to design a skin impedance meter that is versatile and low power.

1. Frequency sweeping
2. Able to measure impedance of a sufficiently wide range
3. Data collection & Storage
4. Wireless communication: Bluetooth
5. Low power
6. Rechargeable
7. Safe
8. Real-time

The table below, Table 3.1, shows the technical specifications that we are aiming to achieve in our design. These specifications are based on the specifications of AD5933 and the requirements of skin impedance applications. We are setting the most of our specifications similar to those of AD5933, as found in its data sheet. However, our maximum frequency will be 100 kHz in order to graph part of the dispersion region. Also, as shown in Figure 3.1, the impedance and frequency range of our design is comprehensive; these ranges will allow our design to be a versatile device.

Parameter	Value	
	Min.	Max.
Frequency	5kHz	100kHz
Peak Injecting Current	< 1 mA	
Impedance	200 $\Omega$	2k $\Omega$
% Error of Impedance	< 1%	
Phase Error	< 1 $^\circ$	
FFT	1024 points	

*Table 3.1: Technical Specifications*



*Figure 3.1: Range of Frequency and Impedance for Different Applications*




## 4.2 Power Management

For this project, the team considered two main power source options: Batteries and Outlet connection. Because one of the project specifications is low power consumption, the team decided to use batteries as the main power source option. Two battery options were considered: 3V coin cell battery and 9V battery. The 3V coin cell battery would require a voltage booster, but after preliminary testing, the team established that the switching regulator would not be suitable. This is because of the voltage ripple produced on the voltage supply. Since the signal generation and signal biasing are highly sensitive, the team decided not use the coin cell battery. The next option was to use the 9V battery. A voltage regulator was used when necessary to regulate the voltage to the required 5 volts. Section 5.2 further details the power management for this project.

## 4.3 Analog Front End (AFE)

### 4.3.1 V-I Converter

The AD5933 chip is designed to inject a voltage waveform into the body. For the safety of the subject under test, it is better to control the current injected into the body. Because of this, the AFE includes a voltage to current converted that converts the voltage  $V_{ADI}$  into current ( $I_{BODY}$ ). The team studied many voltage to current configurations which are presented below:




*Figure 4.2: Voltage to current converter configuration 1*

Figure 4.1 (a) shows the first voltage to current converter studied by the team. In this circuit configuration the load under test is represented by  $Z_L$ . The current to voltage relationship can be calculated using equation 2.17.

$$I = \frac{V_I}{R} \quad (4.17)$$

This configuration does not need precise resistor matching, but it does use two operational amplifiers.



*Figure 4.3: Voltage to current converter configuration 2*

Figure 4.2 shows the second voltage to current converter studied by the team. In this circuit configuration the load under test is represented by  $Z_L$ . The voltage to current relationship can be calculated using equation 4.18.

$$I = -\frac{V_I}{R} \quad (4.18)$$

This configuration requires two Operational amplifiers and also requires precise matching of the ratio of the resistors as equation 4.19 shows

$$\frac{R_1}{R_2} = \frac{R_3}{R_4} \quad (4.19)$$


If the ratio of the resistors is not matched, the voltage to current relation equation changes to equation 4.20.

$$I = -\frac{V_I}{R} - \frac{\text{percentage}}{100} * I * Z_L \quad (4.20)$$

or equivalently

$$I = -\frac{V_I}{R} - \frac{\text{percentage}}{100} * (V_I - R_1 - R_2 - R) \quad (4.21)$$


It is important to note that a consequence of the resistor ratios not being matched, is that the current now depends on other circuit components such as the load or resistors other than R.



*Figure 4.4: Voltage to current converter configuration 3*

The third voltage to current configuration studied by the team is very similar to the second configuration. The main difference is that this configuration lacks of a second operational amplifier to act as a buffer when setting the voltage reference in the negative input terminal of the op amp. This causes some of the current I to go through the resistor divider network of R3 and R4.

$$I = -\frac{V_I}{R} - \frac{V_{ZL}}{R_3 + R_4} \quad (4.22)$$




*Figure 4.5: Voltage to current converter configuration 4*

The fourth voltage to current circuit configuration studied by the team requires one operational amplifier and precise match of resistor ratios as well. If the resistor ratios are exactly matches matched the voltage to current relation is given by equation 4.23.

$$I = \frac{V_I}{R} * \frac{R_3}{R_3 + R_4} \quad (4.23)$$

The ratio of resistors R1, R2 and R3,R4 should be matched such that:

$$\frac{R_1}{R_2} = \frac{R_3}{R_4} \quad (4.24)$$



*Figure 4.6: Voltage to current converter configuration 5*

The circuit configuration on Figure 4.6 is simply an operational amplifier in an inverting configuration. The voltage to current configuration is given by equation 4.24.

$$I = -\frac{V_{in}}{Z_L} \quad (4.25)$$

The configuration on Figure 4.6 was chosen because of multiple reasons. First, compared to the options that require two operational amplifiers, this configuration uses less power because it only uses one. Unlike some of the other options, this one does not require precise matching of some of the resistors. Also, the simple design means less parts, lower cost and less area in the PCB. Section 5.31 further details the chosen voltage to current converter configuration.

## 4.4 Micro-controller Options

Even though the team decided to choose AD5933 in the design, there is still a need for a micro-controller in order to control the AD5933 via I2C. The other reason for having a micro-controller is to send the results of the AD5933 off to a Bluetooth module through universal asynchronous receiver/transmitter (UART). Considering the feasibility factor and the scope of the project into account, the team only considered familiar group of micro-controllers, namely Texas Instruments MSP430F248 and Atmels Atmega328p.

The function of the micro-controller in this project is limited to the following tasks; program the AD5933, receive the real and imaginary parts of skin impedance, transmit the real and imaginary parts to the Bluetooth, and have the clock frequency and memory to achieve this for the project. From the datasheets of the MSP430F248 and the Atmega328p, both meet the requirements needed to implement our design. However, the only real difference is that the Atmega328p uses the Arduino language while the MSP430F248 uses C.

The group decided to use the Atmega328p chip. The reason behind this decision was that the Atmega328p uses Arduino, which is a simpler language to implement the functionality required for this project. This is due to the Arduino being made with serial communication in mind.

Section 5.4 further details the function of the Atmega328p in the project and 5.8 shows a flow diagram of this function.

## 4.5 Wireless Communication

Our device needs wireless connectivity to be able to transfer data to the computer to display relevant information to the user. There are many technologies that enable wireless connectivity on a portable device.

Under IEEE 802.15 standardization, Wireless Personal Area Networks (WPAN) technologies are developed for short range intercommunication between devices.[26] The two most popular WPAN technologies are Bluetooth and ZigBee. This section will cover the basics of Bluetooth and ZigBee and end with the comparison between the two.

### 4.5.1 Bluetooth

Bluetooth is a wireless technology with the purpose of short range communication between devices. The information is transferred over 2.4-2.485 GHz unlicensed-band frequency range using IEEE 802.15.1 standards. Bluetooth has a transmission range of up to 10 meters. [26]

A typical interconnection of Bluetooth devices is known as a piconet. A piconet consists of up to 8 devices connected via Bluetooth. At any single point of time in a piconet, only one master device chooses a slave device and communicates using its address. Once a slave device is chosen, data transmission can begin. [27] The power usage of Bluetooth depends on the time transferring data which causes the device to be in active mode. Table 4.1 shows the characteristics of HC-06 Bluetooth module.

Criteria	Data Specifications
Frequency range	2.4 —2.485 GHz
Transmitting Current	20 —35 mA
Voltage Supply Range	3.3 —6.4 V
Active Current	25 mA
Standby Current	N/A
Data Rate	1000 kbps
Flash Memory	N/A
RAM Memory	N/A

*Table 4.1: Characteristics of HC-06 JY-MCU Bluetooth Smart Device[28]*

#### 4.5.2 ZigBee

ZigBee is an alternative to Bluetooth for short range communication between multiple devices. It can connect up to 65,000 devices together. ZigBee is commonly used in sensor networking. Like Bluetooth, it operates at 2.4 GHz frequency and its transmission range between two devices is around 10 to 20 meters with a WPAN setting. The standard used for ZigBee is IEEE 802.15.4. [26]

ZigBee transmits in short data bursts and consumes more power while transmitting data as shown in Table 4.2 This characteristic is not suitable for applications that require continuous communication between the devices. However, ZigBee is more commonly used for sporadic data transmission. A few of most common types are temperature, pressure value or other metrics.

Criteria	Data Specifications
Frequency range	2.4 GHz
Transmitting Current	35 mA
Voltage Supply Range	2.1 —3.6 V
Active Current	38mA
Standby Current	<10 $\mu$ A
Data Rate	250 kbps
Flash Memory	32 KB
RAM Memory	2 KB

**Table 4.2: Characteristics of ZigBee Module[29]**


### 4.5.3 Comparison

While Bluetooth and ZigBee are both used in similar applications in Wireless Personal Area Networking,[26] there are clear differences between the technologies. Bluetooth modules have higher data rate and some modules have larger memory sizes than those of ZigBee modules. Also, Bluetooth requires higher current for different modes. However, ZigBee has a longer coverage range than Bluetooth. The characteristics of HC-06 Bluetooth and a ZigBee module are presented side by side in Table 4.3.

Criteria	Bluetooth	ZigBee
Frequency range	2.4 —2.485 GHz	2.4GHz
Transmitting Current	20 —35 mA	35 mA
Voltage Supply Range	3.3 —6.4 V	2.1 —3.6V
Active Current	25 mA	38 mA
Standby Current	N/A	<10 $\mu$ A
Data Rate	1000 kbps	250kbps
Flash Memory	N/A	32 KB
RAM Memory	N/A	2 KB

**Table 4.3: Characteristics of Bluetooth and ZigBee Module[28][29]**

The key difference for a low power device is power consumption. There are two factors involved in comparing power consumption of the two technologies. The first factor is the current requirements for Standby and Active mode. [25] The second is the amount of time to switch between Active and Standby modes. The relationship between these factors and power consumption is visually shown in Figure 4.7.



**Figure 4.7: Power Consumption vs. Time**

The total energy consumption for a data transmission is equal to the sum of consumption during Standby mode, Active mode, and transitions between the modes. In other words, the total energy consumption for a transmission depends on not only the current requirements for different modes but also the frequency and duration of data transmissions. For example, if devices communicate continuously, or transmission time is infinite, then the power consumption only depends on the Active mode power consumption. On the other hand, if devices communicate at a certain interval, then power consumption during mode transitions contributes more in total consumption.

$$TotalEnergy(J) = \sum P_i \cdot T_i \quad (4.26)$$

$$E_{Total} = P_S T_S + \left\{ P_S T_{SA} + \frac{1}{2} (P_A - P_S) T_{SA} \right\} + P_A T_A + \left\{ P_S T_{AS} + \frac{1}{2} (P_A - P_S) T_{AS} \right\} \quad (4.27)$$

If  $T_{SA} = T_{AS}$

$$E_{Total} = P_S T_S + T_{SA} (P_S + P_A) + P_A T_A \quad (4.28)$$

The equations Eq. 4.26, Eq. 4.27, and Eq. 4.28 can be used to calculate the energy consumption for a transmission. For example, if the  $P_A$  is equal to 30W,  $P_S$  is 5W,  $T_S$  is 2s,  $T_{SA}$  and  $T_{AS}$  are 15s, and  $T_A$  is 3s, then, using Eq.4.28, the total energy consumed is 625J. In this scenario, the switching between Active and Standby mode consumes the most energy. It is important to consider the transmission characteristics of specific application when comparing power consumption of these options.

Research by Microsoft [30] states that Bluetooth used less power than ZigBee when transmitting for the same amount of time because Bluetooth switches faster between two modes.

As shown in Eq. (4.28) Bluetooth can send more data and use less power than ZigBee. Thus, Bluetooth is the more efficient choice when low power consumption is required, while ZigBee is the more suitable when a long distance communication is required. Thus the team will go with the HC-06 JY-MCU Bluetooth module in this project.

## 4.6 Matlab Code

Another part of the project is to develop a Matlab code. The goal of this code is to calculate the impedance and phase of the skin from the real and imaginary parts calculated by the AD5933 and to graph it on the screen of a cell phone.

This would allow an offload of these computations from the micro-controller in the circuit to a cell phone, making use of its higher computational power. Additionally, it will also save power in the micro-controller which is the biggest reason for doing this. Moreover, this also eliminates any memory limitations associated with the micro-controller.

## 5 Final Design

After exploring different design options, we have made decisions on each part and performed simulations for each part in order to verify that each design decision would work as desired. In this chapter, we will cover all of the final design decisions and simulation results for all of specifics parts. Finally, we will also briefly talk about the PCB board layout.





Figure 5.1: Analog Schematic

## 5.1 Stimulus Generation

This project uses AD5933 which is a high impedance converter system. The chip combines an onboard frequency generator with a 12 bit analog to digital converter. With the help of AD5933, an external complex impedance can be excited with a known frequency. The DFT algorithm, processed by an onboard DSP engine, returns a real and imaginary data point at each output frequency. Between a voltage input of 2.7V - 5.5V, the chip can accurately measure within 0.5 % of the correct impedance value.

## 5.2 Power Management

A positive voltage regulator MC78L05AB from ON Semiconductor is used to regulate power to the system. The connection between the regulator and the battery is shown in Figure 5.2. As shown in the figure, the input of the regulator is directly connected to the positive end of the battery with a bypassing capacitor. The output of the regulator is fixed and constant at 5V.



*Figure 5.2: Regulator Connection for 5V Supply*

The estimated power consumption of few selected parts are shown in Table 5.1. These parts were particularly considered in context of power, since the estimated consumption of these parts were most significant. Once the capacity of battery is found out, battery life of the system can be estimated just taking ratio of capacity to the total power consumption.

Part	Current (mA)		Supply Voltage (V)	Power Consumption (mW)	
	Min.	Max.		Min.	Max.
AD5933	11	16	5	55	80
ATMEGA328P	0.39	6.6		1.95	33
HC-06	20	35		100	175
			Total Power	156.95	288

*Table 5.1: Estimated Power Consumption of Main Units*

## 5.3 Analog Front End

### 5.3.1 V-I Converter

Figure 5.3 shows the chosen voltage to current converter configuration. This circuit converts the output signal of the AD5933 chip ( $V_{ADI}$ ) to current waveform ( $I_{BODY}$ ) that is injected into the body. The  $R_{current}$  is the voltage to current factor following Ohms Law. Equation (5.3.1) shows the mathematical relation between ( $V_{ADI}$ ) and ( $I_{BODY}$ ) The resistor ( $R_{BODY}$ ) and the capacitor ( $C_{BODY}$ ) are models for the typical skin impedance.

$$I_{BODY} = \frac{V_{ADI}}{R_{CURRENT}} \quad (5.29)$$





Figure 5.3: Voltage to Current Converter

The transfer function of this circuit block can be observed in Equation (5.30).

$$V_{OUT} = V_{IN} \times \left( \frac{R_{BODY} \parallel \frac{1}{sC_{BODY}} \parallel R_{PROTEC}}{R_{CURRENT}} \right) + V_{REF} \times \left( \frac{R_{BODY} \parallel \frac{1}{sC_{BODY}} \parallel R_{PROTEC}}{R_{CURRENT}} + 1 \right) \quad (5.30)$$

$V_{ADI}$  is generated with a 2.24V offset. However, for safety reasons, it is not desired to have DC voltage across the body when measuring skin impedance. To eliminate this DC bias, the circuit includes a blocking capacitor connected to the negative input terminal of the AD8606 operational amplifier.

The RC model for skin impedance consists of a resistor  $R_{BODY}$  in parallel with a capacitor  $C_{BODY}$ . Based on our background research, the values of  $R_{BODY}$  and  $C_{BODY}$  are set to 2K $\Omega$  and 10nF respectively. Once you include the skin impedance RC model in the voltage to current converter. This circuit configuration turns into an active band pass filter. This circuit configuration can be observed on figure 5.4.



**Figure 5.4: Active Bandpass Configuration**


This band-pass filter configuration has two poles at frequencies determined by equations 5.31 and 5.32.

$$f_{3db} = \frac{1}{2\pi R_{current} C_i} = \frac{1}{(2\pi)(11k)(1uF)} = 14.4Hz \quad (5.31)$$

$$f_{3db} = \frac{1}{2\pi R_{body} C_{body}} = \frac{1}{(2\pi)(1.985k)(10nF)} = 8035Hz \quad (5.32)$$

Figure 5.5 shows the AC response of this active bandpass filter. The cursors show the two cut off frequencies of the system. It can be observed that the gain of this circuit

changes dramatically through our frequency range of interest (5kHz 100kHz). This is due to the change of impedance of the feedback network of the operational amplifier. At higher frequencies, the feedback impedance is lower which causes greater attenuation of the input signal.



*Figure 5.5: V-I Simulation*

The cutoff frequency values shown by the cursors on figure 5.4. It can be observed that the both  $f_{3db}$  (x1 and x2) frequencies match the values with equations 5.31 and 5.32.

### 5.3.2 Instrumentation Amplifier


After differential current signals are passed through the body, an adequate amplification is needed to ensure the signal flowing back to AD5933 is sitting at the right DC bias and swinging within the right range. As shown in Figure 5.6, the voltage difference across the both ends of electrodes is fed into an instrumentation amplifier, AD8421 from Analog Devices.

The transfer function of this block can be written as shown in Eq. (5.33). The in-amp output  $V_{OUT}$  at pin 7 is equal to the difference of two differential input at pin 1 and 4, scaled by gain factor,  $G$  and biased with  $V_{ref}$  at pin 6. The gain factor  $G$  is determined by the gain

resistor  $R_G$  shown across pin 2 and 3. The gain factor equation is also shown below in Eq. (5.34).

$$V_{OUT} = G \cdot (V_{in+} - V_{in-}) + V_{ref} \quad (5.33)$$

$$G = 1 + \frac{9.9k\Omega}{R_G} \quad (5.34)$$



**Figure 5.6: Instrumentation Amplifier Configuration**

As shown in Figure 5.7, the REF pin is internally connected to the one end of a  $10k\Omega$  resistor of an difference amplification stage. This means that  $R_{ref}$  any impedance seen from the REF pin will affect the amplification factor since it will add to the  $10k\Omega$  resistor. Its impact on gain factor can be described as in Eq. (5.35). Therefore, it is recommended to keep the source impedance to the REF pin very low, or below  $1\Omega$ . Therefore, it is necessary to use a voltage follower, as shown at the right bottom of Figure 5.6, to provide  $2.5V$  at REF pin of the in-amp. Another half of AD8606 is configured as a voltage follower to provide low impedance at REF.

$$G = \frac{2(10k\Omega + R_{ref})}{(20k\Omega + R_{ref})} = 2 \quad (5.35)$$




Figure 5.7: Simple Schematic of AD8421 [31]

### 5.3.3 Voltage To Current Converter

The amplified voltage  $V_{INA}$  needs to be converted back into current. This is achieved by the resistor  $R_{current2}$ . Because  $V_{INA}$  is biased at  $V_{DD}/2$ , the current created by this voltage to current converter is equal to:

$$I_{TIA} = \frac{V_{INA}}{R_{CURRENT2}} \quad (5.36)$$

The  $R_{current2}$  was set to 30K to minimize the  $I_{TIA}$  thus minimizing the power consumption.

### 5.3.4 Transimpedance Amplifier

The transimpedance amplifier included in the AD5933 chip converts  $I_{TIA}$  into  $V_{ADC}$  according to the following equation:

$$R_{FB} = \frac{(V_{PK} + \frac{V_{DD}}{2} - V_{DCOFFSET})}{I_{TIAMAX}} \cdot GAIN \quad (5.37)$$

which simplifies to:

$$R_{FB} = \frac{(1.5V)}{I_{TIAMAX}} \quad (5.38)$$

The team chose a gain of 3 for the voltage to current converter to utilize the ADC's maximum range. To achieve this gain the team set the  $R_{current2}$  to 10K and the  $R_{FB}$  to 30K. Large resistor values were chosen to minimize the power consumption of the instrumentation amplifier.

## 5.4 Micro-controller: ATMEGA328P


The Atmega328p microcontroller goes through three main steps: initialization of the AD533 chip configuration of the AD5933 chip, and running impedance sweep. These steps can be visualized in the flow diagram in Figure 5.8.

During the Initialization, the Atmega 328 uses a list of define statements to hard code the addresses of the registers of the AD5933 chip. This is required for the AD5933 to be able to perform an impedance sweep and output the skin impedance data. The register addresses correlate to area where the the following parameters are stored: the PGA gain in the AD5933, the AD5933 output range, the number of cycles in the sweep, the starting frequency, the frequency increment amount, the number of increments, and the real and imaginary parts of skin impedance measurements.

The configuration stage of the code writes to the AD5933 registers to set up the sweep process. First, the output is set to Range 1, which is a 3Vpk-pk sine-wave biased at 2.24V, and the PGA gain is set to 1V/V. Next, it sets the sweep frequency range from 5kHz to 100kHz in increments of 1kHz.

The last stage involves reading the imaginary and real data from the AD5933 and sending that data to the Bluetooth module. Since both the real and imaginary data are stored in two separate bit addresses, Bit wise operation is needed to read the 16 bit real and imaginary values. This is done by reading the highest 8 bits of the real value into a variable ( $r_e$ ) and right shifting the bit 8 times so the highest 8 bits are in the correct location. The next step involves reading the lowest 8 bits of the real data and bit-wise OR'ing it with the variable holding the highest 8 bits. This finally results in the variable holding the complete real value. The process is then repeated for the imaginary data.


The data containing the real, imaginary, and frequency values is sent through the transmission pin in the ATmega328p to the Bluetooth module. Finally the frequency data is incremented so it matches the data being read in. This is done by incrementing the frequency variable by the frequency step.



*Figure 5.8: ATMEGA328P Flow Diagram*

## 5.5 Wireless Communication: HC-06

Figure 5.9 shows how the Bluetooth device is connected in the circuit. The transmission pin of the Hc-06 is connected to the receiving pin of the Atmega328p, which is connected to the transmission pin of the Atmega328p. Next the VCC and GND pins are connected to 5V and ground respectively. This set up transmits anything it receives in the RX pin over Bluetooth and writes whatever it receives over Bluetooth to the Atmega328p.



*Figure 5.9: Connection between HC-06 and ATMEGA328P*

## 5.6 Matlab Code

The Matlab code in this project calculates the magnitude and phase of the impedance and displays the data graphically. This was made since a computer has more computational power and more memory space than the Atmega328p chosen for this project. The code stores all the gain factors needed to convert the real and imaginary values into magnitude and phase of the impedance. The functionality of the code is shown in the flow diagram in Figure 5.10.

When the code receives a single data transfer containing a real, an imaginary, and a frequency values, it calculates magnitude and phase from the real and imaginary data using the equations below which are modified from the ones used by the AD5933 normally to affect the changes made by the Analog Front end:

*Table 5.2: Calculating Unknown Phase*

Calculating Unknown Phase			
Real	Imaginary	Quadrant	Unknown Phase Angle [°]
Positive	Positive	First	$\arctan\left(\frac{R}{I}\right)\left(\frac{180}{\pi}\right)$
Negative	Positive	Second	$178 + \arctan\left(\frac{R}{I}\right)\left(\frac{180}{\pi}\right)$
Negative	Negative	Third	$-2 + \arctan\left(\frac{R}{I}\right)\left(\frac{180}{\pi}\right)$
Positive	Negative	Fourth	$-180 + \arctan\left(\frac{R}{I}\right)\left(\frac{180}{\pi}\right)$

$$Magnitude = \sqrt{R^2 + I^2} \quad (5.39)$$

After that, it relates them to an actual value using the two equations below:


$$ActualPhase = UnknownPhase - SystemPhase[^\circ] \quad (5.40)$$

$$Impedance = GainFactor \cdot Magnitude[\Omega] \quad (5.41)$$

The code is also able to calculate the correct gain factors and phase values. The code calculates gain and phase, when a known resistor and capacitor is used for calibration. The equations shown in the Table 5.2 can be used to calculate the phase and Eq. 5.42 can be used to calculate the gain factor.

$$GainFactor = \frac{1}{Magnitude \cdot \frac{1}{Impedance}} [\Omega] \quad (5.42)$$

Once all the impedance and phase values from 5kHz to 100kHz are stored, the app then plots both impedance vs. frequency and phase vs. frequency.



*Figure 5.10: Flow Chart of Matlab Code*

## 5.7 PCB Layout

After each part of the project is designed thoroughly, the team decided to build the system on a printed circuit board. Initially, the circuit was built on a breadboard to verify and compare its functionality with the simulations. The results from the breadboard version, along with the results from PCB test version, are described in Chapter 6. In this section, stages of the PCB design will be discussed.

The team chose Multisim and Ultiboard from National Instrument to draw the schematic and design the circuit board. Multisim can transfer a schematic drawn with it to Ultiboard, a PCB design tool. Since most of the team members were familiar with the schematic designs in Multisim, they just needed to learn the designing of the PCB in Ultiboard. Also, both tools were easily accessible since they were already installed on the computers in the AtWater Kent Laboratory.

For this project, a 4-layer board was selected: the top and bottom layers for the signals and two inner layers for the power and ground. Once the schematic was transferred to Ultiboard, all the components were classified according to the type of signals they carry: analog, digital, and power. With AD5933 chip, which pertains to both analog and digital signals, at the center, the team placed the devices and traces so that the traces were as short as possible, but the devices were spaced out enough for easier soldering. When needed, vias were used to connect the top and bottom layer and traces on the bottom layer, in order to avoid unnecessarily long and complicated traces. Whenever a connection to either power or ground plane was necessary, a via was placed to make the connection. Some extra vias on traces and ground vias were added for testing purposes. Figure 5.11 shows the top and bottom layer of the PCB design. In this figure, the green traces are on the top layer and the red ones are on the bottom. Figure 5.12 and 5.13 show the power and ground plane, respectively.






Figure 5.11: Top and Bottom Layer of PCB Design



**Figure 5.12: Power plane of PCB Design**



**Figure 5.13: Ground plane of PCB Design**

## 6 Test & Results

After the system design process and simulation, the built the circuit on breadboard to verify the design. When all the parts of the system was verified to be functional as expected, the team designed and assembled the printed circuit board. The again performed functionality test on the PCB in order to make sure it worked as intended. In this section, the test results of the prototype and final testing are presented. Then they are compared with simulation and this comparison is analyzed.

### 6.1 V-I converter

The testing of the voltage to current converter was performed in two stages. First, it was tested on a breadboard using through hole components. After this, the circuit was tested on the PCB. It is important to note that the passive components used on the breadboard were of higher tolerance, which can cause larger variations in results as described in sections 6.1.1 and 6.1.2.


#### 6.1.1 Breadboard Results

For the preliminary experimental results, the team built and tested the circuit on a breadboard. For the V-I converter,  $R_{BODY}$  was set to  $1.98\text{k}\Omega$  and the  $C_{BODY}$  was set to  $10.61\text{nF}$ . With these values, when frequency is swept in from 10 to 200kHz, its impedance ranges from  $74.458\Omega$  to  $1,980\Omega$ . The results were included in Table ?? containing the values of input voltage, output voltage, delay, period and phase shift. These tables are shown with frequency values in the frequency range of our project (10 to 200kHz).


Frequency (Hz)	$V_{in}$ ( $V_{pp}$ )	$V_{out}$ ( $V_{pp}$ )	Delay (s)	Magnitude (dB)	Phase ( $^{\circ}$ )
10	3.08	0.317	0.032	-19.74982909	-115.2
20	3.04	0.529	0.0184	-15.18835823	-132.48
50	3.04	0.733	0.0086	-12.35539218	-154.8
80	3.04	0.773	0.0057	-11.89388179	-164.16
100	3	0.784	0.0047	-11.65610384	-169.2
200	3.04	0.801	0.0024	-11.58482135	-172.8
500	3.04	0.801	0.001	-11.58482135	-180
1000	3.04	0.789	0.00051	-11.71593161	-183.6
2000	3.1	0.789	0.000272	-11.88569381	-195.84
5000	3.09	0.678	0.000118	-13.17457571	-212.4
10000	3.1	0.494	6.50E-05	-15.9526949	-234
20000	3.09	0.287	3.44E-05	-20.64153165	-247.68
50000	4.99	0.204	1.44E-05	-27.76940756	-259.2
100000	4.97	0.113	7.50E-06	-32.8655589	-270
200000	4.94	0.072	3.90E-06	-36.72788905	-280.8

*Table 6.1: Breadboard V to I Results*

The team also plotted the AC response of this circuit in two plots: Gain and Bode Plot



*Figure 6.1: Magnitude Plot - Breadboard*




*Figure 6.2: Phase Plot - Breadboard*

### 6.1.2 PCB Results


For the final testing, the team tested the PCB circuit. The components were soldered on the printed circuit board and the function generator was used to provide the input.

Frequency (Hz)	$V_{in}$ ( $V_{pp}$ )	$V_{out}$ ( $V_{pp}$ )	Delay (s)	Magnitude (dB)	Phase ( $^{\circ}$ )
10	3.12	0.36	0.032	-18.75704187	-115.2
20	3.07	0.564	0.019	-14.71718543	-136.8
50	3.06	0.741	0.0088	-12.31806437	-158.4
80	3.07	0.78	0.00596	-11.90087546	-171.648
100	3.06	0.792	0.00468	-11.7399249	-168.48
200	3.04	0.803	0.00248	-11.56316077	-178.56
500	3.06	0.811	0.00101	-11.53401145	-181.8
1000	3.06	0.807	0.00052	-11.57695784	-187.2
2000	3.12	0.803	0.000272	-11.78878097	-195.84
5000	3.12	0.695	0.000118	-13.04339579	-212.4
10000	3.12	0.51	6.48E-05	-15.73168836	-233.28
20000	3.12	0.296	3.48E-05	-20.45725766	-250.56
50000	4.16	0.171	1.46E-05	-27.7219444	-262.8
100000	4.97	0.109	7.48E-06	-33.17859782	-269.28
200000	4.94	0.056	3.74E-06	-38.91077844	-269.28

*Table 6.2: PCB V to I Results*



*Figure 6.3: Magnitude Plot - PCB*




*Figure 6.4: Phase Plot - PCB*


## 6.2 Instrumentation Amplifier

The instrumentation amplifier circuit was configured on the PCB with a gain resistor of  $10.002\text{k}\Omega$ , which following equation 5.34 creates a gain of  $-1.9898\text{ V/V}$ . Figures 6.5 and 6.6 show the input and output waveforms of the instrumentation amplifier at  $5\text{kHz}$ . Figures 6.7 and 6.8 show the input and output waveforms of the instrumentation amplifier at  $100\text{kHz}$ .

At  $5\text{kHz}$ , figures 6.5 and 6.6 show that the amplitude of the output waveform, shown in blue, is approximately two times, the input waveform, shown in yellow. According to the gain of the system, the output amplitude should be  $1.9898$  times the input amplitude. Therefore there is a  $0.37\%$  deviation from the expected output amplitude.



*Figure 6.5:  $V_{in}$  INA at  $5\text{kHz}$*



*Figure 6.6:  $V_{out}$  INA at 5kHz*

At 100kHz, figures 6.7 and 6.8 show that the amplitude of the output waveform, shown in blue, is approximately two times, the input waveform, shown in yellow. According to the gain of the system, the output amplitude should be -1.9898 times the input amplitude. Therefore, there is a 0.47% deviation from the expected output amplitude.




Figure 6.7:  $V_{in}$  INA at 100kHz




Figure 6.8:  $V_{out}$  INA at 100kHz

These deviations can be attributed to the experimental error and the low DC errors of the AD8421 instrumentation amplifier. Refer to appendix ?? for more information on the error margins of the AD8421 chip.

### 6.3 Transimpedance Amplifier

The AD5933 chip expects a current waveform into the output pin. Because of this, the AFE requires another voltage converter. For this V-I converter, the team chose a current setting resistor  $R_{current2}$  which combined with an op amp internal to the AD5933 chip, and a feedback resistor  $R_{current2}$  creates a trans-impedance amplifier. In simpler terms, the output of the instrumentation amplifier is amplified once again by an inverting amplifier with a gain of  $-3.002V/V$

At 5kHz, figures 6.9 and 6.10 show the amplitude of the input voltage waveform and output voltage waveform respectively. According to the gain of the system, the output amplitude should be  $-3.002$  times the input amplitude. Therefore, there is a 0.256% deviation from the expected output amplitude of 3.90V.





Figure 6.9: Trans-Impedance Amp input at 5kHz



*Figure 6.10: Trans-Impedance Amp output at 5kHz*

At 100kHz, Figure 6.11 and 6.12 show the amplitude of the input voltage waveform and output voltage waveform respectively. According to the gain of the system, the output amplitude should be -3.002 times the input amplitude. Therefore, there is a 0.52% deviation from the expected output amplitude of 381mV.




Figure 6.11: Trans-Impedance Amp input at 100kHz




Figure 6.12: Trans-Impedance Amp output at 100kHz

These deviations can be attributed to experimental error and the low DC errors of the operational amplifier.


## 6.4 Atmega328p/Bluetooth/AD5933 Testing

This section will cover the testing and results of the Atmega328p, HC-06 Bluetooth Module and the AD5933. The testing being done is to validate the correct functionality of all the parts.

### 6.4.1 Atmega328p


The test on the Atmega328p was conducted to ensure its communication with the HC-06, and also to make sure that the AD5933 was working as intended.

When the Atmega328p was tested for correct functionality with the Bluetooth module, a simplified Bluetooth code was loaded onto the Atmega328p. This code simply made the Bluetooth module send message that incremented by one each time. The message was successfully received and displayed in Matlab, which verified that the connections between the Bluetooth module and the Atmega328p work as intended. Figure 6.13 shows the Bluetooth transmission between the Tx pin of the Atmega328p and the Rx pin of the HC-06 Bluetooth module when sending this message.



*Figure 6.13: Bluetooth Transmission*

The next test involved checking the communication between the ATmega328p and the AD5933 chip. This was done by probing the I2C pins that connect the Atmega328p to the AD5933. Figure 6.14 shows the communication between these chips as sudden spikes down to zero volts, because I2C is open-drain method of transmitting data.



*Figure 6.14: I2C Transmission*

#### 6.4.2 Bluetooth Module (HC-06)

The Bluetooth Module was tested to ensure it was sending the correct data to the computer. This was done by testing the HC-06. Another test was performed to check the effect of transmission on the power supply. The following figure shows the result of Bluetooth transmission from the computer. This shows the start of one transmission Nan followed by the frequency value, real number, and imaginary number sent consecutively.

	151	152	153	154	155	156	157	158	159	160	161	162
1	NaN	5	-7327	10287	6	-7784	8980	7	-8000	7772	8	-8054

*Figure 6.15: HC-06 Bluetooth Transmission*

There was no noticeable change in the power supply voltage while the bluetooth transmitted continuously for five minutes. This could mean that the HC-06 and its transmission take longer than five minutes in order to show a visible change in the battery's voltage.

#### 6.4.3 AD5933

The AD5933 chip's output was tested by checking the Vout pin of the AD5933. This was to ensure that the chip produced the expected signal of a 1.5V-pk signal biased at 2.24 V, and that it sweeps from 5kHz to 100kHz. Figure 6.17 and 6.16 show the output of the AD5933 after a DC blocking capacitor at both 8 kHz and 100 kHz. This shows that the AD5933 is working correctly even though the team could not stop the oscilloscope when the waveform was at 5 kHz to save a picture.




Figure 6.16: Output of AD5933 - 100kHz





Figure 6.17: Output of AD5933 - 8kHz

## 6.5 System Validation

The complete system was tested on RC circuits and on human subjects. In-depth analysis was performed on eight RC loads to study the performance of our device. The following resistor-capacitor parallel loads were used in testing:

- $R = 905 \Omega$   $C = 5.34 \text{ nF}$  ( $283.09 \Omega \leq |Z| \leq 894.75\Omega$ )
- $R = 905 \Omega$   $C = 10.6 \text{ nF}$  ( $147.99 \Omega \leq |Z| \leq 866.44\Omega$ )
- $R = 1797 \Omega$   $C = 5.34 \text{ nF}$  ( $294.06 \Omega \leq |Z| \leq 1,720.51\Omega$ )
- $R = 1797 \Omega$   $C = 10.6 \text{ nF}$  ( $149.62 \Omega \leq |Z| \leq 1,541.99\Omega$ )
- $R = 1980 \Omega$   $C = 5.34 \text{ nF}$  ( $294.72 \Omega \leq |Z| \leq 1,879.04\Omega$ )
- $R = 1980 \Omega$   $C = 10.6 \text{ nF}$  ( $149.71 \Omega \leq |Z| \leq 1,653.01\Omega$ )
- $R = 2209 \Omega$   $C = 5.34 \text{ nF}$  ( $295.36 \Omega \leq |Z| \leq 2,071.34\Omega$ )
- $R = 2209 \Omega$   $C = 10.6 \text{ nF}$  ( $149.80 \Omega \leq |Z| \leq 1,779.40\Omega$ )
- $R = 2947 \Omega$   $C = 5.34 \text{ nF}$  ( $296.53 \Omega \leq |Z| \leq 2,641.78\Omega$ )
- $R = 2947 \Omega$   $C = 10.6 \text{ nF}$  ( $149.80 \Omega \leq |Z| \leq 2102.36\Omega$ )
- $R = 3024 \Omega$  ( $|Z| = 3024 \Omega$ )


These RC loads were chosen to reflect multiple impedance spans in the desired impedance range of approximately  $200 \Omega$  to  $3\text{k} \Omega$ . The graph in Figure 6.18 shows the RC pairs in the yellow surface that make impedance values between  $200\Omega$  and  $3\text{k}\Omega$  at 5-100kHz. All the test points listed above are also marked on the graph.




**Figure 6.18: RC Ranges for Impedance Magnitude between  $200\Omega$  and  $2\text{k}\Omega$**

Figures 6.19 and 6.20 show the impedance magnitude and phase results versus frequency of the tested data points. The magnitude of all the tested RC values reside within the

expected range of  $145\Omega$  to  $3k\Omega$ . As expected, it can be observed that the loads with the same capacitance reach the same minimum impedance.



*Figure 6.19: Resistance vs Frequency of Test Loads*



**Figure 6.20: Phase vs Frequency of Test Loads**


Table 6.3 and Figures 6.21 to 6.24 show the test results for the RC load of 905  $\Omega$  resistor and 5.34nF capacitor.

Table 6.3 shows the mean and the standard deviation of the error for the data collected using this RC load.


**Table 6.3: RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 5.34nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	0.1483	0.4858
Standard Deviation	0.5040	0.6329

Figures 6.21 and 6.22 show the magnitude in the frequency range sweep. The blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.21: Impedance vs Frequency RC Parallel Load Resistor =  $905 \Omega$  Capacitor =  $5.34nF$**




**Figure 6.22: Phase vs Frequency RC Parallel Load Resistor =  $905 \Omega$  Capacitor =  $5.34nF$**

Figures 6.23 and 6.24 show the magnitude percent error and phase degree error respec-

tively.



*Figure 6.23: Impedance Error vs Frequency RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 5.34nF*



*Figure 6.24: Phase Error vs Frequency RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 5.34nF*

Table 6.4 and Figures 6.25 to 6.28 show the test results for the RC load of 905  $\Omega$  resistor


and 10.61nF capacitor.

Table 6.4 shows the mean and the standard deviation of the error for the data collected using this RC load.


**Table 6.4: RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 10.61nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.5830	-1.073e-04
Standard Deviation	0.3785	0.5513

Figures 6.25 and 6.26 show the theoretical expectation and the measured data points. More specifically, the blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.25: Impedance vs Frequency RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 10.61nF**




**Figure 6.26: Phase vs Frequency RC Parallel Load Resistor =  $905 \Omega$  Capacitor =  $10.61nF$**

Figures 6.27 and 6.28 show the magnitude percent error and phase degree error respectively.



*Figure 6.27: Impedance Error vs Frequency RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 10.61nF*




*Figure 6.28: Phase Error vs Frequency RC Parallel Load Resistor = 905  $\Omega$  Capacitor = 10.61nF*

Table 6.5 and Figures 6.29 to 6.32 show the test results for the RC load of 1797  $\Omega$  resistor and 5.34nF capacitor. Table 6.5 shows the mean error and the standard deviation of the error for the data collected using this RC load.


**Table 6.5: RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 5.34nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.1500	-0.2779
Standard Deviation	0.7238	0.4948

Figures 6.29 and 6.30 show the magnitude in the frequency range sweep. The blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.29: Impedance vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 5.34nF**




**Figure 6.30: Phase vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 5.34nF**

Figures 6.31 and 6.32 show the magnitude percent error and phase degree error respectively.



**Figure 6.31: Impedance Error vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 5.34nF**



**Figure 6.32: Phase Error vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 5.34nF**


Table 6.6 and Figures 6.33 to 6.36 show the test results for the RC load of 1797  $\Omega$  resistor and 10.61nF capacitor.

Table 6.6 shows the mean error and the standard deviation of the error for the data collected using this RC load.


**Table 6.6: RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 10.61nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	0.4463	-0.1310
Standard Deviation	0.4715	0.2520

Figures 6.33 and 6.34 show the theoretical expectation and the measured data points. More specifically, the blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.33: Impedance vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 10.61nF**




**Figure 6.34: Phase vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 10.61nF**

Figures 6.35 and 6.36 show the magnitude percent error and phase degree error respectively.



*Figure 6.35: Impedance Error vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 10.61nF*



*Figure 6.36: Phase Error vs Frequency RC Parallel Load Resistor = 1797  $\Omega$  Capacitor = 10.61nF*


Table 6.7 and Figures 6.37 to 6.40 show the test results for the RC load of 1980.1  $\Omega$  resistor and 5.34nF capacitor.

Table 6.7 shows the mean error and the standard deviation of the error for the data collected using this RC load.


Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.1991	-0.3264
Standard Deviation	0.7565	0.4747

**Table 6.7: RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 5.34nF**

Figures 6.37 and 6.38 show the theoretical expectation and the measured data points. More specifically, the blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.37: Impedance vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 5.34nF**




**Figure 6.38: Phase vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 5.34nF**

Figures 6.39 and 6.40 show the magnitude percent error and phase degree error respectively.



**Figure 6.39: Impedance Error vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 5.34nF**




**Figure 6.40: Phase Error vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 5.34nF**

Table 6.8 and Figures 6.41 to 6.44 show the test results for the RC load of 1980  $\Omega$  resistor and 10.61nF capacitor. Table 6.8 shows the mean error and the standard deviation of the error for the data collected using this RC load.


**Table 6.8: RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 10.61nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	0.4643	-0.1757
Standard Deviation	0.5130	0.2417

Figures 6.41 and 6.42 show the theoretical expectation and the measured data points. More specifically, the blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




*Figure 6.41: Impedance vs Frequency RC Parallel Load Resistor = 1980  $\Omega$   
Capacitor = 10.61nF*




**Figure 6.42: Phase vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 10.61nF**

Figures 6.43 and 6.44 show the magnitude percent error and phase degree error respectively.



**Figure 6.43: Impedance Error vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 10.61nF**




**Figure 6.44: Phase Error vs Frequency RC Parallel Load Resistor = 1980  $\Omega$  Capacitor = 10.61nF**

Table 6.9 and Figures 6.45 to 6.48 show the test results for the RC load of 2209  $\Omega$  resistor and 5.34nF capacitor. Table 6.9 shows the mean error and the standard deviation of the error for the data collected using this RC load.


**Table 6.9: RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 5.34nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.1595	-0.2869
Standard Deviation	0.7306	0.4448

Figures 6.45 and 6.46 show the theoretical expectation and the measured data points. More specifically, the blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.45: Impedance vs Frequency RC Parallel Load Resistor =  $2209 \Omega$  Capacitor =  $5.34nF$**




**Figure 6.46: Phase vs Frequency RC Parallel Load Resistor =  $2209 \Omega$  Capacitor =  $5.34nF$**

Figures 6.47 and 6.48 show the magnitude percent error and phase degree error respectively.



*Figure 6.47: Impedance Error vs Frequency RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 5.34nF*




*Figure 6.48: Phase Error vs Frequency RC Parallel Load Resistor = 2209 Ohms Capacitor = 5.34nF*

Table 6.10 and Figures 6.49 to 6.52 show the test results for the RC load of 2209  $\Omega$  resistor and 10.61nF capacitor. Table 6.10 shows the mean error and the standard deviation of the error for the data collected using this RC load.


**Table 6.10: RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 10.61nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	0.5042	-0.0879
Standard Deviation	0.5608	0.2398

Figures 6.49 and 6.50 show the theoretical expectation and the measured data points. More specifically, the blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.49: Impedance vs Frequency RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 10.61nF**




**Figure 6.50: Phase vs Frequency RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 10.61nF**

Figures 6.51 and 6.52 show the magnitude percent error and phase degree error respectively.



**Figure 6.51: Impedance Error vs Frequency RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 10.61nF**



**Figure 6.52: Phase Error vs Frequency RC Parallel Load Resistor = 2209  $\Omega$  Capacitor = 10.61nF**


Table 6.11 and Figures 6.53 to 6.56 show the test results for the RC load of 2947  $\Omega$  resistor and 5.34nF capacitor.

Table 6.11 shows the mean and the standard deviation of the error for the data collected using this RC load.


**Table 6.11: RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 5.34nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.3202	-0.8005
Standard Deviation	0.3927	0.3699

Figures 6.53 and 6.54 show the magnitude in the frequency range sweep. The blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.53: Impedance vs Frequency RC Parallel Load Resistor =  $2947 \Omega$  Capacitor =  $5.34nF$**




**Figure 6.54: Phase vs Frequency RC Parallel Load Resistor =  $2947 \Omega$  Capacitor =  $5.34nF$**

Figures 6.55 and 6.56 show the magnitude percent error and phase degree error respectively.



**Figure 6.55: Impedance Error vs Frequency RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 5.34nF**



**Figure 6.56: Phase Error vs Frequency RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 5.34nF**


Table 6.12 and Figures 6.57 to 6.60 show the test results for the RC load of 2947  $\Omega$  resistor and 10.61nF capacitor.

Table 6.12 shows the mean and the standard deviation of the error for the data collected using this RC load.


**Table 6.12: RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 10.61nF**

Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.7155	-0.6250
Standard Deviation	0.8178	0.2243

Figures 6.57 and 6.58 show the magnitude in the frequency range sweep. The blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.57: Impedance vs Frequency RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 10.61nF**




**Figure 6.58: Phase vs Frequency RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 10.61nF**

Figures 6.59 and 6.60 show the magnitude percent error and phase degree error respectively.



**Figure 6.59: Impedance Error vs Frequency RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 10.61nF**



**Figure 6.60: Phase Error vs Frequency RC Parallel Load Resistor = 2947  $\Omega$  Capacitor = 10.61nF**


Table 6.13 and Figures 6.61 to 6.64 show the test results for the Resistor load of 2947  $\Omega$  resistor .

Table 6.13 shows the mean and the standard deviation of the error for the data collected using this Resistor load.


**Table 6.13: Resistor Load Resistor = 3024  $\Omega$**

Type	Impedance	Phase
Unit	%	Degrees
Mean	-0.1455	-0.6580
Standard Deviation	0.0494	0.3089

Figures 6.61 and 6.62 show the magnitude in the frequency range sweep. The blue line represents the theoretical values and the red squares are acquired data points. It can be observed that the data points for both magnitude and phase are very close with the theoretical values.




**Figure 6.61: Impedance vs Frequency Resistor Parallel Load Resistor = 3024  $\Omega$**




**Figure 6.62: Phase vs Frequency Resistor Load Resistor = 3024  $\Omega$**

Figures 6.63 and 6.64 show the magnitude percent error and phase degree error respectively.



*Figure 6.63: Impedance Error vs Frequency Resistor Load Resistor = 3024  $\Omega$*



*Figure 6.64: Phase Error vs Frequency Resistor Load Resistor = 3024  $\Omega$*

All of the mean and standard deviation of the error values for both magnitude and phase for each parallel load are shown in Table 6.14. In the last row, the average of mean and standard deviation errors of both the magnitude and phase are shown as well. Overall, the device meets the design targets determined in Section 3.


**Table 6.14: Device Accuracy with Different Parallel Loads**

Known Load	Magnitude (%)		Phase (°)	
	Mean	Std. Dev.	Mean	Std. Dev.
1797 $\Omega$    5.34 nF	-0.1500	0.7283	-0.2779	0.4948
1797 $\Omega$    10.6 nF	0.4463	0.4715	-0.1310	0.2520
1980 $\Omega$    5.34 nF	-0.1991	0.7565	-0.3264	0.4747
1980 $\Omega$    10.6 nF	0.4643	0.5130	-0.1757	0.2417
2209 $\Omega$    5.34 nF	-0.1595	0.7306	-0.2869	0.4448
2209 $\Omega$    10.6 nF	0.5042	0.5608	-0.0879	0.2398
905 $\Omega$    5.34 nF	0.1483	0.5040	0.4858	0.6329
905 $\Omega$    10.6 nF	-0.5830	0.3785	-1.703e-04	0.5513
2947 $\Omega$    5.34 nF	-0.3202	0.3927	-0.8005	0.3699
2947 $\Omega$    10.6 nF	-0.7155	0.8178	-0.6250	0.2243
3024 $\Omega$	-0.1455	0.0494	-0.6580	0.3089
Average	0.06557	0.5366	-0.2621	0.3850


## 6.6 Human Testing

In order to ensure that the device is also applicable to human skin, the team measured skin impedance of four test subjects. Since the team was not able to acquire another skin impedance meter to compare, the team developed an electrical skin model to get a calculated data to compare with the measurements. In Section 6.5, only 1R1C circuit was used to test the functionality of the device, but for more accurate modeling, the team used a 2R1C circuit, as shown in Figure 6.65. Human testing results and impedance calculations with electrical skin model are shown in Figure 6.66 through Figure 6.69.


As expected, the magnitude of the human testing falls within the specified range targeted in Section 3. However, the phases were increasing as the frequency increased. First, the RC values were found to be 200- $\Omega$  resistor in series with a parallel RC with 15-nF capacitor and 1200- $\Omega$  resistor, as indicated in Figure 6.65. However, the electrical model these values is only successful at accurately modeling magnitude of skin impedance, but not at modeling phase. When tried with R1 of 200 $\Omega$ , R2 of 3000 $\Omega$ , and C1 of 50nF, the electrical model better fits with the actual phase. As a trade-off, the accuracy in modeling magnitude decreased. Moreover, concavities of graphs of actual skin impedance was not precisely modeled. It can be concluded that the electrical model can be modified in order to more accurately model the actual magnitude and phase skin impedance and also that there exist other factors that influence the behavior of phase.




*Figure 6.65: Electrical Model of Human Skin*




*Figure 6.66: Magnitudes of Human Testing Result and Electrical Skin Model*



*Figure 6.67: Phase of Human Testing Result and Electrical Skin Model*



**Figure 6.68: Magnitudes of Human Testing Result and Electrical Skin Model ( $R1 = 200\Omega$ ,  $R2 = 3000\Omega$ ,  $C1 = 50nF$ )**



**Figure 6.69: Phase of Human Testing Result and Electrical Skin Model ( $R1 = 200\Omega$ ,  $R2 = 3000\Omega$ ,  $C1 = 50nF$ )**

## 7 Conclusion

In this project, we have designed and built a skin impedance spectrometer. The system was cored with an impedance analyzer IC, AD5933 and custom designed analog front end. IC control and data communication was done by ATMEGA328P. Collected data was sent through Bluetooth and processed in a PC using MATLAB. We also tested the system with pure electrical components that model skin impedance and actual human subject.

We were able to collect data from electrical skin model and human subject. For the system functionality test, 1R1C circuit was used to model human skin. The device was very successful at measuring impedance over all frequencies. The magnitude measurement was accurate with an average percentage error of 0.06557% and standard deviation of 0.5366, and the average phase error was -0.2621 degree with standard deviation of 0.3850. Overall, the design targets were successfully met.

When tested with human subject, a quite different trend in phase was observed. With 1R1C circuit, the phase decreased as frequency increased; however, for actual human skin, the phase increased with frequency. Therefore, the team found out an electrical skin model that fits into actual skin impedance data. The 2R1C circuit sufficiently modeled actual skin impedance but not most accurately. The electrical model can be modified to produce better model of human skin impedance.

Overall, the project was successful at accurately determining the impedance and phase of an unknown load to within the design specifications. Section 8 highlights future recommendations to further improve the skin impedance device.

## 8 Future Recommendations

In this section, the team reviews further work that can be done to improve our project.

### 8.1 AD5933

The AD5933 is a capable chip to measure skin impedance but it has its limitations. Because the chip is configured to output a voltage signal (with an DC offset) and receive a current signal, it required the team to design an Analog Front End that is compatible with it. Due to this, extra and somewhat redundant components are needed to convert the  $V_{ADI}$  to current then to voltage then to current again. Additionally, the AD5933 uses I2C to communicate. This protocol is open drain, which means it is always high (at 5V) until it is transmitting data. This is not the most power efficient communication protocol for a battery operated, low power project. A possible improvement would be to implement the AD5933 functionality in a microcontroller or a FPGA board. This would allow for a different, more power efficient, communication protocol to be used, and it would eliminate the need of both the AD5933 and a microcontroller.

### 8.2 AD8421

Another improvement to the team's design would be to upgrade the AD8421 chip for a rail-to-rail instrumentation amplifier with programmable gain. Therefore, all the necessary gain could be implemented in this stage. This would translate in better noise performance and lower error. Additionally, it would be beneficial to choose an instrumentation amplifier that does not require low input impedance in its voltage reference input pin for more simplicity of the design.

### 8.3 Patient Detection

One more improvement in the design can be automatic detection of a patient. A mechanism can be included in the design which detects whenever the electrodes are attached to the patient. The device can then measure skin impedance once it detects a body and shut off once the measurement is done.

### 8.4 Battery size

The circuit currently uses a 9V battery. Improvement can be made in this regard and a less bulky battery can be used. Further research needs to be done to make sure the battery delivers enough current and the boost regulator is suitable for the application. Ideas include using an appropriate battery and stabilizing the output voltage of the switching regulator.

### 8.5 Mobile Application

Further research can be done in the field of communication. Currently the device uses MATLAB and a computer to plot and display results. A mobile application which plots and

displays the data, maybe in real time, on the mobile screen can be developed to improve the project interface.

# Bibliography

- [1] W. Tompkins, *Biomedical digital signal processing*. Englewood Cliffs, N. J, 1993.
- [2] D. Kamat, D. Bagul, and P. Patil, “Blood glucose measurement using bioimpedance technique,” *Advances in Electronics*, vol. 2014, pp. 1–5, 2014.
- [3] U. KYLE, “Bioelectrical impedance analysis-part I: review of principles and methods,” *Clinical Nutrition*, vol. 23, no. 5, pp. 1226–1243, 2004.
- [4] K. Naifeh, P. Heller, F. Perry, N. Gordon, and J. Levine, “Altered electrodermal responsivity associated with clinical pain,” *Pain*, vol. 16, no. 3, pp. 277–283, 1983.
- [5] P. Mohr, U. Birgersson, C. Berking, C. Henderson, U. Trefzer, L. Kemeny, C. Sunderketter, T. Dirschka, R. Motley, M. Frohm-Nilsson, U. Reinhold, C. Loquai, R. Braun, F. Nyberg, and J. Paoli, “Electrical impedance spectroscopy as a potential adjunct diagnostic tool for cutaneous melanoma,” *Skin Research and Technology*, vol. 19, no. 2, pp. 75–83, 2013.
- [6] C. Alexander and M. Sadiku, *Fundamentals of Electric Circuits*, Boston.
- [7] Universe Review, “Universe Review Cell Membrane,” <https://universe-review.ca/I10-75-channels.jpg>, Accessed: 2015-10-13.
- [8] Princeton University, “3.4 Biopotential Sensors,” <http://soundlab.cs.princeton.edu/learning/tutorials/sensors/node10.html>, Accessed: 2015-10-13.
- [9] U. Birgersson, E. Birgersson, and S. Ollmar, “Estimating electrical properties and the thickness of skin with electrical impedance spectroscopy: Mathematical analysis and measurements,” *J Electr Bioimp*, vol. 3, no. 1, 2012.
- [10] R. Pethig, “Dielectric properties of body tissues,” *Clinical Physics and Physiological Measurement*, vol. 8, no. 4, pp. 5–12, 1987.
- [11] J. Rosell, J. Colominas, P. Riu, R. Pallas-Areny, and J. Webster, “Skin impedance from 1 Hz to 1 MHz,” *IEEE Transactions on Biomedical Engineering*, vol. 35, no. 8, pp. 649–651, 1988.
- [12] I. Chatterjee, D. Wu, and O. Gandhi, “Human body impedance and threshold currents for perception and pain for contact hazard analysis in the VLF-mf band,” *IEEE Transactions on Biomedical Engineering*, vol. -33, no. 5, pp. 486–494, 1986.

- [13] U. Kyle, I. Bosaeus, A. D. Lorenzo, P. Deurenberg, M. Elia, J. M. Gmez, B. L. Heitmann, L. Kent-Smith, J. Melchior, M. Pirlich, H. Scharfetter, A. M. W. J. Schols, and C. Pichard, “Bioelectrical impedance analysis part II: utilization in clinical practice,” *Clinical Nutrition*, vol. 23, no. 6, pp. 1430–1453, 2004.
- [14] T. Fujita, Y. Fujii, T. Nakamura, A. Miyauchi, and Y. Takagi, “Effect of avicatonin (chicken carbocalcitonin) on galvanic skin response: A randomized, prospective, double-blind, controlled study for an objective assessment of pain,” *Calcified Tissue International*, vol. 66, no. 4, pp. 243–247, 2000.
- [15] General Devices, “EIM-105 Prep-Check — General Devices,” <http://www.general-devices.com/eim-105-prep-check>, Accessed: 2015-10-19.
- [16] Analog Devices, “AD5933 — datasheet and product info 1 MSPS, 12 Bit Impedance Converter Network Analyzer — Analog Devices,” <http://www.analog.com/en/products/rf-microwave/direct-digital-synthesis-modulators/ad5933.html>, Accessed: 2015-10-12.
- [17] F. Seoane, J. Ferreira, J. Sanchez, and R. Brags, “An analog front-end enables electrical impedance spectroscopy system on-chip for biomedical applications,” *Physiol. Meas.*, vol. 29, no. 6, pp. S267–S278, 2008.
- [18] Impedimed, “SFB7 CA Brochure,” [https://www.impedimed.com/wp-content/products/SFB7/SFB7\\_CA\\_Brochure.pdf](https://www.impedimed.com/wp-content/products/SFB7/SFB7_CA_Brochure.pdf), Accessed: 2016-3-19.
- [19] Tallinn University of Technology, “BioImpedance Application,” [http://www.elin.ttu.ee/mesel/Study/Courses/Biomedel/Content/BioImped/Applicat/020\\\_skin-probe.jpg](http://www.elin.ttu.ee/mesel/Study/Courses/Biomedel/Content/BioImped/Applicat/020\_skin-probe.jpg), Accessed: 2015-10-12.
- [20] Electrical Impedance Tomography, “Electrodes for Electrical Impedance Tomography,” [http://www.eit.org.uk/images/electrodes\\_on\\_chest.jpg](http://www.eit.org.uk/images/electrodes_on_chest.jpg), Accessed: 2015-10-11.
- [21] J. Cadick, M. Capelli-Schellpfeffer, and D. Neitzel, *Electrical safety handbook*. New York: McGraw-Hill, 2006.
- [22] H. Al-Nashash, “Electrical Safety of Medical Equipment, American University of Sharjah. [Online].” [http://www.ewh.ieee.org/r8/uae/Elect\\_Safety\\_Med\\_Equip.pdf](http://www.ewh.ieee.org/r8/uae/Elect_Safety_Med_Equip.pdf), Accessed: 2015-10-06.
- [23] Cnx, “Isolators Electrical Safety,” [http://cnx.org/resources/d9a067d1533f2d80b43bec5d36470711ad71b34f/Figure\\_24\\_08\\_08.jpg](http://cnx.org/resources/d9a067d1533f2d80b43bec5d36470711ad71b34f/Figure_24_08_08.jpg), Accessed: 2015-10-14.
- [24] R. Pallas-Areny and J. Webster, *Sensors and signal conditioning*. New York: Wiley, 1991.
- [25] J. Proakis and D. Manolakis, *Digital signal processing*. Upper Saddle River, N. J, 2007.
- [26] K. Pahlavan and P. Krishnamurthy, *Principles of wireless access and localization*.

- [27] Bluetooth Developer, “Bluetooth Development Portal,” <http://developer.bluetooth.org>, Accessed: 2015-10-07.
- [28] Olimex, “HC-06,” <https://www.olimex.com/Products/Components/RF/BLUETOOTH-SERIAL-HC-06/resources/hc06.pdf>, Accessed: 2015-11-20.
- [29] Digikey, “XBee and XBee-PRO ZB ZigBee - Digi International - Modules — Online Catalog — DigiKey Electronics,” <http://www.digikey.com/catalog/en/partgroup/xbee-and-xbee-pro-zb-zigbee/12201>, Accessed: 2015-10-07.
- [30] A. Dementyev, S. Hodges, S. Taylor, and J. Smith, “Power consumption analysis of bluetooth low energy, ZigBee and ANT sensor nodes in a cyclic sleep scenario,” *Seattle: Microsoft Research*. [Online]. Available: <http://research.microsoft.com/pubs/192688/IWS>[Accessed: 2015-10-07].
- [31] Analog Devices, “AD8421 Datasheet and Product Info — Analog Devices,” <http://www.analog.com/en/products/amplifiers/instrumentation-amplifiers/ad8421.html>, Accessed: 2015-10-20.

# Appendix

# Appendix

## A Data Sheets

### A.1 AD5933



# 1 MSPS, 12-Bit Impedance Converter, Network Analyzer

Data Sheet

AD5933

## FEATURES

- Programmable output peak-to-peak excitation voltage to a maximum frequency of 100 kHz
- Programmable frequency sweep capability with serial I<sup>2</sup>C interface
- Frequency resolution of 27 bits (<0.1 Hz)
- Impedance measurement range from 1 k $\Omega$  to 10 M $\Omega$
- Capable of measuring of 100  $\Omega$  to 1 k $\Omega$  with additional circuitry
- Internal temperature sensor ( $\pm 2^{\circ}\text{C}$ )
- Internal system clock option
- Phase measurement capability
- System accuracy of 0.5%
- 2.7 V to 5.5 V power supply operation
- Temperature range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- 16-lead SSOP package
- Qualified for automotive applications

## APPLICATIONS

- Electrochemical analysis
- Bioelectrical impedance analysis
- Impedance spectroscopy
- Complex impedance measurement
- Corrosion monitoring and protection equipment
- Biomedical and automotive sensors
- Proximity sensing
- Nondestructive testing
- Material property analysis
- Fuel/battery cell condition monitoring

## GENERAL DESCRIPTION

The AD5933 is a high precision impedance converter system solution that combines an on-board frequency generator with a 12-bit, 1 MSPS, analog-to-digital converter (ADC). The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and a discrete Fourier transform (DFT) is processed by an on-board DSP engine. The DFT algorithm returns a real (R) and imaginary (I) data-word at each output frequency.

Once calibrated, the magnitude of the impedance and relative phase of the impedance at each frequency point along the sweep is easily calculated. This is done off chip using the real and imaginary register contents, which can be read from the serial I<sup>2</sup>C interface.

A similar device, also available from Analog Devices, Inc., is the AD5934, a 2.7 V to 5.5 V, 250 kSPS, 12-bit impedance converter, with an internal temperature sensor and is packaged in a 16-lead SSOP.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. E

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2005–2013 Analog Devices, Inc. All rights reserved.  
Technical Support [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Register Map .....	23
Applications .....	1	Control Register (Register Address 0x80, Register Address 0x81) .....	23
General Description .....	1	Start Frequency Register (Register Address 0x82, Register Address 0x83, Register Address 0x84) .....	24
Functional Block Diagram .....	1	Frequency Increment Register (Register Address 0x85, Register Address 0x86, Register Address 0x87) .....	25
Revision History .....	3	Number of Increments Register (Register Address 0x88, Register Address 0x89) .....	25
Specifications .....	4	Number of Settling Time Cycles Register (Register Address 0x8A, Register Address 0x8B) .....	25
I <sup>2</sup> C Serial Interface Timing Characteristics .....	6	Status Register (Register Address 0x8F) .....	26
Absolute Maximum Ratings .....	7	Temperature Data Register (16 Bits—Register Address 0x92, Register Address 0x93) .....	26
ESD Caution .....	7	Real and Imaginary Data Registers (16 Bits—Register Address 0x94, Register Address 0x95, Register Address 0x96, Register Address 0x97) .....	26
Pin Configuration and Descriptions .....	8	Serial Bus Interface .....	27
Typical Performance Characteristics .....	9	General I <sup>2</sup> C Timing .....	27
Terminology .....	12	Writing/Reading to the AD5933 .....	28
System Description .....	13	Block Write .....	28
Transmit Stage .....	14	Read Operations .....	29
Frequency Sweep Command Sequence .....	15	Typical Applications .....	30
Receive Stage .....	15	Measuring Small Impedances .....	30
DFT Operation .....	15	Biomedical: Noninvasive Blood Impedance Measurement ..	32
System Clock .....	16	Sensor/Complex Impedance Measurement .....	32
Temperature Sensor .....	16	Electro-Impedance Spectroscopy .....	33
Temperature Conversion Details .....	16	Layout and Configuration .....	34
Temperature Value Register .....	16	Power Supply Bypassing and Grounding .....	34
Temperature Conversion Formula .....	16	Evaluation Board .....	35
Impedance Calculation .....	17	Using the Evaluation Board .....	35
Magnitude Calculation .....	17	Prototyping Area .....	35
Gain Factor Calculation .....	17	Crystal Oscillator (XO) vs. External Clock .....	35
Impedance Calculation Using Gain Factor .....	17	Schematics .....	36
Gain Factor Variation with Frequency .....	17	Outline Dimensions .....	40
Two-Point Calibration .....	18	Ordering Guide .....	40
Two-Point Gain Factor Calculation .....	18	Automotive Products .....	40
Gain Factor Setup Configuration .....	18		
Gain Factor Recalculation .....	18		
Gain Factor Temperature Variation .....	19		
Impedance Error .....	19		
Measuring the Phase Across an Impedance .....	19		
Performing a Frequency Sweep .....	22		

**REVISION HISTORY****5/13—Rev. D to Rev. E**

Added Automotive Information (Throughout) .....	1
Changed Sampling Rate from 250 kSPS to 1 MSPS .....	5
Changes to Table 7 .....	21
Deleted Choosing a Reference for the AD5933 Section .....	34
Changes to Ordering Guide .....	40

**12/11—Rev. C to Rev. D**

Changes to Impedance Error Section .....	19
Removed Figure 26 and Figure 27; Renumbered Sequentially .....	19
Removed Figure 28, Figure 29, Figure 30, Figure 31 .....	20
Changes to Figure 39 .....	37
Changes to Figure 40 .....	38
Changes to Figure 41 .....	39
Changes to Figure 42 .....	40

**8/10—Rev. B to Rev. C**

Changes to Impedance Error Section .....	19
Changes to Figure 45 .....	38
Changes to U4 Description in Table 19 .....	42

**2/10—Rev. A to Rev. B**

Changes to General Description .....	1
--------------------------------------	---

**5/08—Rev. 0 to Rev. A**

Changes to Layout .....	Universal
Changes to Figure 1 .....	1
Changes to Table 1 .....	4
Changes to Figure 17 .....	13
Changes to System Description Section .....	13
Changes to Figure 19 .....	14
Changes to Figure 24 .....	18
Changes to Impedance Error Section .....	19
Added Measuring the Phase Across an Impedance Section .....	21
Changes to Register Map Section .....	24
Added Measuring Small Impedances Section .....	31
Changes to Table 18 .....	35
Added Evaluation Board Section .....	37
Changes to Ordering Guide .....	43

**9/05—Revision 0: Initial Version**

## SPECIFICATIONS

VDD = 3.3 V, MCLK = 16.776 MHz, 2 V p-p output excitation voltage @ 30 kHz, 200 k $\Omega$  connected between Pin 5 and Pin 6; feedback resistor = 200 k $\Omega$  connected between Pin 4 and Pin 5; PGA gain =  $\times 1$ , unless otherwise noted.

Table 1.

Parameter	Y Version <sup>1</sup>			Unit	Test Conditions/Comments
	Min	Typ	Max		
<b>SYSTEM</b>					
Impedance Range	1 K		10 M	$\Omega$	100 $\Omega$ to 1 k $\Omega$ requires extra buffer circuitry, see the Measuring Small Impedances section
Total System Accuracy		0.5		%	2 V p-p output excitation voltage at 30 kHz, 200 k $\Omega$ connected between Pin 5 and Pin 6
System Impedance Error Drift		30		ppm/ $^{\circ}$ C	
<b>TRANSMIT STAGE</b>					
Output Frequency Range <sup>2</sup>	1		100	kHz	
Output Frequency Resolution		0.1		Hz	<0.1 Hz resolution achievable using DDS techniques
MCLK Frequency			16.776	MHz	Maximum system clock frequency
Internal Oscillator Frequency <sup>3</sup>		16.776		MHz	Frequency of internal clock
Internal Oscillator Temperature Coefficient		30		ppm/ $^{\circ}$ C	
<b>TRANSMIT OUTPUT VOLTAGE</b>					
Range 1					
AC Output Excitation Voltage <sup>4</sup>		1.98		V p-p	See Figure 4 for output voltage distribution
DC Bias <sup>5</sup>		1.48		V	DC bias of the ac excitation signal; see Figure 5
DC Output Impedance		200		$\Omega$	T <sub>A</sub> = 25 $^{\circ}$ C
Short-Circuit Current to Ground at VOUT		$\pm 5.8$		mA	T <sub>A</sub> = 25 $^{\circ}$ C
Range 2					
AC Output Excitation Voltage <sup>4</sup>		0.97		V p-p	See Figure 6
DC Bias <sup>5</sup>		0.76		V	DC bias of output excitation signal; see Figure 7
DC Output Impedance		2.4		k $\Omega$	
Short-Circuit Current to Ground at VOUT		$\pm 0.25$		mA	
Range 3					
AC Output Excitation Voltage <sup>4</sup>		0.383		V p-p	See Figure 8
DC Bias <sup>5</sup>		0.31		V	DC bias of output excitation signal; see Figure 9
DC Output Impedance		1		k $\Omega$	
Short-Circuit Current to Ground at VOUT		$\pm 0.20$		mA	
Range 4					
AC Output Excitation Voltage <sup>4</sup>		0.198		V p-p	See Figure 10
DC Bias <sup>5</sup>		0.173		V	DC bias of output excitation signal. See Figure 11
DC Output Impedance		600		$\Omega$	
Short-Circuit Current to Ground at VOUT		$\pm 0.15$		mA	
<b>SYSTEM AC CHARACTERISTICS</b>					
Signal-to-Noise Ratio		60		dB	
Total Harmonic Distortion		-52		dB	
Spurious-Free Dynamic Range					
Wide Band (0 MHz to 1 MHz)		-56		dB	
Narrow Band ( $\pm 5$ kHz)		-85		dB	

Parameter	Y Version <sup>1</sup>			Unit	Test Conditions/Comments
	Min	Typ	Max		
RECEIVE STAGE					
Input Leakage Current		1		nA	To VIN pin
Input Capacitance <sup>6</sup>		0.01		pF	Pin capacitance between VIN and GND
Feedback Capacitance (C <sub>FB</sub> )		3		pF	Feedback capacitance around current-to-voltage amplifier; appears in parallel with feedback resistor
ANALOG-TO-DIGITAL CONVERTER <sup>6</sup>					
Resolution		12		Bits	
Sampling Rate		1		MSPS	ADC throughput rate
TEMPERATURE SENSOR					
Accuracy		±2.0		°C	−40°C to +125°C temperature range
Resolution		0.03		°C	
Temperature Conversion Time		800		μs	Conversion time of single temperature measurement
LOGIC INPUTS					
Input High Voltage (V <sub>IH</sub> )	0.7 × VDD				
Input Low Voltage (V <sub>IL</sub> )			0.3 × VDD		
Input Current <sup>7</sup>			1	μA	T <sub>A</sub> = 25°C
Input Capacitance			7	pF	T <sub>A</sub> = 25°C
POWER REQUIREMENTS					
VDD	2.7		5.5	V	
IDD (Normal Mode)		10	15	mA	VDD = 3.3 V
		17	25	mA	VDD = 5.5 V
IDD (Standby Mode)		11		mA	VDD = 3.3 V; see the Control Register (Register Address 0X80, Register Address 0X81) section
		16		mA	VDD = 5.5 V
IDD (Power-Down Mode)		0.7	5	μA	VDD = 3.3 V
		1	8	μA	VDD = 5.5 V

<sup>1</sup> Temperature range for Y version = −40°C to +125°C, typical at 25°C.

<sup>2</sup> The lower limit of the output excitation frequency can be lowered by scaling the clock supplied to the AD5933.

<sup>3</sup> Refer to Figure 14, Figure 15, and Figure 16 for the internal oscillator frequency distribution with temperature.

<sup>4</sup> The peak-to-peak value of the ac output excitation voltage scales with supply voltage according to the following formula:

$$\text{Output Excitation Voltage (V p-p)} = [2/3.3] \times VDD$$

where VDD is the supply voltage.

<sup>5</sup> The dc bias value of the output excitation voltage scales with supply voltage according to the following formula:

$$\text{Output Excitation Bias Voltage (V)} = [2/3.3] \times VDD$$

where VDD is the supply voltage.

<sup>6</sup> Guaranteed by design or characterization, not production tested. Input capacitance at the VOUT pin is equal to pin capacitance divided by open-loop gain of current-to-voltage amplifier.

<sup>7</sup> The accumulation of the currents into Pin 8, Pin 15, and Pin 16.

**I<sup>2</sup>C SERIAL INTERFACE TIMING CHARACTERISTICS**

VDD = 2.7 V to 5.5 V. All specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.<sup>1</sup>

**Table 2.**

Parameter <sup>2</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description
f <sub>SCL</sub>	400	kHz max	SCL clock frequency
t <sub>1</sub>	2.5	μs min	SCL cycle time
t <sub>2</sub>	0.6	μs min	t <sub>HIGH</sub> , SCL high time
t <sub>3</sub>	1.3	μs min	t <sub>LOW</sub> , SCL low time
t <sub>4</sub>	0.6	μs min	t <sub>HD, STA</sub> , start/repeated start condition hold time
t <sub>5</sub>	100	ns min	t <sub>SU, DAT</sub> , data setup time
t <sub>6</sub> <sup>3</sup>	0.9	μs max	t <sub>HD, DAT</sub> , data hold time
	0	μs min	t <sub>HD, DAT</sub> , data hold time
t <sub>7</sub>	0.6	μs min	t <sub>SU, STA</sub> , setup time for repeated start
t <sub>8</sub>	0.6	μs min	t <sub>SU, STO</sub> , stop condition setup time
t <sub>9</sub>	1.3	μs min	t <sub>BUF</sub> , bus free time between a stop and a start condition
t <sub>10</sub>	300	ns max	t <sub>R</sub> , rise time of SDA when transmitting
	0	ns min	t <sub>R</sub> , rise time of SCL and SDA when receiving (CMOS compatible)
t <sub>11</sub>	300	ns max	t <sub>F</sub> , fall time of SCL and SDA when transmitting
	0	ns min	t <sub>F</sub> , fall time of SDA when receiving (CMOS compatible)
	250	ns max	t <sub>F</sub> , fall time of SDA when receiving
	20 + 0.1 C <sub>b</sub> <sup>4</sup>	ns min	t <sub>F</sub> , fall time of SCL and SDA when transmitting
C <sub>b</sub>	400	pF max	Capacitive load for each bus line

<sup>1</sup> See Figure 2.

<sup>2</sup> Guaranteed by design and characterization, not production tested.

<sup>3</sup> A master device must provide a hold time of at least 300 ns for the SDA signal (referred to V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined falling edge of SCL.

<sup>4</sup> C<sub>b</sub> is the total capacitance of one bus line in picofarads. Note that t<sub>R</sub> and t<sub>F</sub> are measured between 0.3 VDD and 0.7 VDD.




Figure 2. I<sup>2</sup>C Interface Timing Diagram

06324-002

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 3.**

Parameter	Rating
DVDD to GND	-0.3 V to +7.0 V
AVDD1 to GND	-0.3 V to +7.0 V
AVDD2 to GND	-0.3 V to +7.0 V
SDA/SCL to GND	-0.3 V to VDD + 0.3 V
VOUT to GND	-0.3 V to VDD + 0.3 V
VIN to GND	-0.3 V to VDD + 0.3 V
MCLK to GND	-0.3 V to VDD + 0.3 V
Operating Temperature Range	
Extended Industrial (Y Grade)	-40°C to +125°C
Storage Temperature Range	-65°C to +160°C
Maximum Junction Temperature	150°C
SSOP Package, Thermal Impedance	
$\theta_{JA}$	139°C/W
$\theta_{JC}$	136°C/W
Reflow Soldering (Pb-Free)	
Peak Temperature	260°C
Time at Peak Temperature	10 sec to 40 sec


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND DESCRIPTIONS



NOTES:  
1. IT IS RECOMMENDED TO TIE ALL SUPPLY CONNECTIONS (PIN 9, PIN 10, AND PIN 11) AND RUN FROM A SINGLE SUPPLY BETWEEN 2.7V AND 5.5V. IT IS ALSO RECOMMENDED TO CONNECT ALL GROUND SIGNALS TOGETHER (PIN 12, PIN 13, AND PIN 14).

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 2, 3, 7	NC	No Connect.
4	RFB	External Feedback Resistor. Connected from Pin 4 to Pin 5 and used to set the gain of the current-to-voltage amplifier on the receive side.
5	VIN	Input to Receive Transimpedance Amplifier. Presents a virtual earth voltage of VDD/2.
6	VOUT	Excitation Voltage Signal Output.
8	MCLK	The master clock for the system is supplied by the user.
9	DVDD	Digital Supply Voltage.
10	AVDD1	Analog Supply Voltage 1.
11	AVDD2	Analog Supply Voltage 2.
12	DGND	Digital Ground.
13	AGND1	Analog Ground 1.
14	AGND2	Analog Ground 2.
15	SDA	I <sup>2</sup> C Data Input. Open-drain pins requiring 10 kΩ pull-up resistors to VDD.
16	SCL	I <sup>2</sup> C Clock Input. Open-drain pins requiring 10 kΩ pull-up resistors to VDD.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Range 1 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 7. Range 2 DC Bias Distribution, VDD = 3.3 V




Figure 5. Range 1 DC Bias Distribution, VDD = 3.3 V




Figure 8. Range 3 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 6. Range 2 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 9. Range 3 DC Bias Distribution, VDD = 3.3 V




Figure 10. Range 4 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 12. Typical Supply Current vs. MCLK Frequency




Figure 11. Range 4 DC Bias Distribution, VDD = 3.3 V




Figure 13. Typical Phase Error




Figure 14. Frequency Distribution of Internal Oscillator at -40°C




Figure 16. Frequency Distribution of Internal Oscillator at 125°C




Figure 15. Frequency Distribution of Internal Oscillator at 25°C

## TERMINOLOGY

### Total System Accuracy

The AD5933 can accurately measure a range of impedance values to less than 0.5% of the correct impedance value for supply voltages between 2.7 V to 5.5 V.

### Spurious-Free Dynamic Range (SFDR)

Along with the frequency of interest, harmonics of the fundamental frequency and images of these frequencies are present at the output of a DDS device. The spurious-free dynamic range refers to the largest spur or harmonic present in the band of interest. The wideband SFDR gives the magnitude of the largest harmonic or spur relative to the magnitude of the fundamental frequency in the 0 Hz to Nyquist bandwidth. The narrow-band SFDR gives the attenuation of the largest spur or harmonic in a bandwidth of  $\pm 200$  kHz, about the fundamental frequency.

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency. The value for SNR is expressed in decibels.

### Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental, where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the second through the sixth harmonics. For the AD5933, THD is defined as

$$THD \text{ (dB)} = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

## SYSTEM DESCRIPTION




Figure 17. Block Overview

The AD5933 is a high precision impedance converter system solution that combines an on-board frequency generator with a 12-bit, 1 MSPS ADC. The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and DFT processed by an on-board DSP engine. The DFT algorithm returns both a real (R) and imaginary (I) data-word at each frequency point along the sweep. The impedance magnitude and phase are easily calculated using the following equations:

$$\text{Magnitude} = \sqrt{R^2 + I^2}$$

$$\text{Phase} = \tan^{-1}(I/R)$$

To characterize an impedance profile  $Z(\omega)$ , generally a frequency sweep is required, like that shown in Figure 18.




Figure 18. Impedance vs. Frequency Profile

The AD5933 permits the user to perform a frequency sweep with a user-defined start frequency, frequency resolution, and number of points in the sweep. In addition, the device allows the user to program the peak-to-peak value of the output sinusoidal signal as an excitation to the external unknown impedance connected between the VOUT and VIN pins.

Table 5 gives the four possible output peak-to-peak voltages and the corresponding dc bias levels for each range for 3.3 V. These values are ratiometric with VDD. So for a 5 V supply

$$\text{Output Excitation Voltage for Range 1} = 1.98 \times \frac{5.0}{3.3} = 3 \text{ V p-p}$$

$$\text{Output DC Bias Voltage for Range 1} = 1.48 \times \frac{5.0}{3.3} = 2.24 \text{ V p-p}$$

Table 5. Voltage Levels Respective Bias Levels for 3.3 V

Range	Output Excitation Voltage Amplitude	Output DC Bias Level
1	1.98 V p-p	1.48 V
2	0.97 V p-p	0.76 V
3	383 mV p-p	0.31 V
4	198 mV p-p	0.173 V

The excitation signal for the transmit stage is provided on-chip using DDS techniques that permit subhertz resolution. The receive stage receives the input signal current from the unknown impedance, performs signal processing, and digitizes the result. The clock for the DDS is generated from either an external reference clock, which is provided by the user at MCLK, or by the internal oscillator. The clock for the DDS is determined by the status of Bit D3 in the control register (see Register Address 0x81 in the Register Map section).

### TRANSMIT STAGE

As shown in Figure 19, the transmit stage of the AD5933 is made up of a 27-bit phase accumulator DDS core that provides the output excitation signal at a particular frequency. The input to the phase accumulator is taken from the contents of the start frequency register (see Register Address 0x82, Register Address 0x83, and Register Address 0x84). Although the phase accumulator offers 27 bits of resolution, the start frequency register has the three most significant bits (MSBs) set to 0 internally; therefore, the user has the ability to program only the lower 24 bits of the start frequency register.




Figure 19. Transmit Stage

The AD5933 offers a frequency resolution programmable by the user down to 0.1 Hz. The frequency resolution is programmed via a 24-bit word loaded serially over the I<sup>2</sup>C interface to the frequency increment register.

The frequency sweep is fully described by the programming of three parameters: the start frequency, the frequency increment, and the number of increments.

#### Start Frequency

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x82, Register Address 0x83, and Register Address 0x84 (see the Register Map section). The required code loaded to the start frequency register is the result of the formula shown in Equation 1, based on the master clock frequency and the required start frequency output from the DDS.

$$\text{Start Frequency Code} = \left( \frac{\text{Required Output Start Frequency}}{\left( \frac{\text{MCLK}}{4} \right)} \right) \times 2^{27} \quad (1)$$

For example, if the user requires the sweep to begin at 30 kHz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

$$\text{Start Frequency Code} = \left( \frac{30 \text{ kHz}}{\left( \frac{16 \text{ MHz}}{4} \right)} \right) \times 2^{27} \equiv 0x0F5C28$$

The user programs the value of 0x0F to Register Address 0x82, the value of 0x5C to Register Address 0x83, and the value of 0x28 to Register Address 0x84.

#### Frequency Increment

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x85, Register Address 0x86, and Register Address 0x87 (see the Register Map). The required code loaded to the frequency increment register is the result of the formula shown in Equation 2, based on the master clock frequency and the required increment frequency output from the DDS.

$$\text{Frequency Increment Code} = \left( \frac{\text{Required Frequency Increment}}{\left( \frac{\text{MCLK}}{4} \right)} \right) \times 2^{27} \quad (2)$$

For example, if the user requires the sweep to have a resolution of 10 Hz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

$$\text{Frequency Increment Code} = \left( \frac{10 \text{ Hz}}{\left( \frac{16 \text{ MHz}}{4} \right)} \right) \equiv 0x00014F$$

The user programs the value of 0x00 to Register Address 0x85, the value of 0x01 to Register Address 0x86, and the value of 0x4F to Register Address 0x87.

#### Number of Increments

This is a 9-bit word that represents the number of frequency points in the sweep. The number is programmed to the on-board RAM at Register Address 0x88 and Register Address 0x89 (see the Register Map section). The maximum number of points that can be programmed is 511.

For example, if the sweep needs 150 points, the user programs the value of 0x00 to Register Address 0x88 and the value of 0x96 to Register Address 0x89.

Once the three parameter values have been programmed, the sweep is initiated by issuing a start frequency sweep command to the control register at Register Address 0x80 and Register Address 0x81 (see the Register Map section). Bit D2 in the status register (Register Address 0x8F) indicates the completion of the frequency measurement for each sweep point. Incrementing to the next frequency sweep point is under the control of the user. The measured result is stored in the two register groups that follow: 0x94, 0x95 (real data) and 0x96, 0x97 (imaginary data) that should be read before issuing an increment frequency command to the control register to move to the next sweep point. There is the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This has the benefit of allowing the user to average successive readings. When the frequency sweep has completed all frequency points, Bit D3 in the status register is set, indicating completion of the sweep. Once this bit is set, further increments are disabled.

### FREQUENCY SWEEP COMMAND SEQUENCE

The following sequence must be followed to implement a frequency sweep:

1. Enter standby mode. Prior to issuing a start frequency sweep command, the device must be placed in a standby mode by issuing an enter standby mode command to the control register (Register Address 0x80 and Register Address 0x81). In this mode, the VOUT and VIN pins are connected internally to ground so there is no dc bias across the external impedance or between the impedance and ground.
2. Enter initialize mode. In general, high Q complex circuits require a long time to reach steady state. To facilitate the measurement of such impedances, this mode allows the user full control of the settling time requirement before entering start frequency sweep mode where the impedance measurement takes place.

An initialize with a start frequency command to the control register enters initialize mode. In this mode the impedance is excited with the programmed start frequency, but no measurement takes place. The user times out the required settling time before issuing a start frequency sweep command to the control register to enter the start frequency sweep mode.

3. Enter start frequency sweep mode. The user enters this mode by issuing a start frequency sweep command to the control register. In this mode, the ADC starts measuring after the programmed number of settling time cycles has elapsed. The user can program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before beginning the measurement at each frequency point (see Figure 28).

The DDS output signal is passed through a programmable gain stage to generate the four ranges of peak-to-peak output excitation signals listed in Table 5. The peak-to-peak output excitation voltage is selected by setting Bit D10 and Bit D9 in the control register (see the Control Register (Register Address 0X80, Register Address 0X81) section) and is made available at the VOUT pin.

### RECEIVE STAGE

The receive stage comprises a current-to-voltage amplifier, followed by a programmable gain amplifier (PGA), antialiasing filter, and ADC. The receive stage schematic is shown in Figure 20. The unknown impedance is connected between the VOUT and VIN pins. The first stage current-to-voltage amplifier configuration means that a voltage present at the VIN pin is a virtual ground with a dc value set at VDD/2. The signal current that is developed across the unknown impedance flows into the VIN pin and develops a voltage signal at the output of the current-to-voltage converter. The gain of the current-to-voltage amplifier is determined by a user-selectable feedback resistor connected between Pin 4 (RFB) and Pin 5 (VIN). It is important for the user to choose a feedback resistance value that, in conjunction with the selected gain of the PGA stage, maintains the signal within the linear range of the ADC (0 V to VDD).

The PGA allows the user to gain the output of the current-to-voltage amplifier by a factor of 5 or 1, depending upon the status of Bit D8 in the control register (see the Register Map section, Register Address 0x80). The signal is then low-pass filtered and presented to the input of the 12-bit, 1 MSPS ADC.




Figure 20. Receive Stage

The digital data from the ADC is passed directly to the DSP core of the AD5933, which performs a DFT on the sampled data.

### DFT OPERATION

A DFT is calculated for each frequency point in the sweep. The AD5933 DFT algorithm is represented by

$$X(f) = \sum_{n=0}^{1023} (x(n)(\cos(n) - j \sin(n)))$$

where:

$X(f)$  is the power in the signal at the Frequency Point  $f$ .

$x(n)$  is the ADC output.

$\cos(n)$  and  $\sin(n)$  are the sampled test vectors provided by the DDS core at the Frequency Point  $f$ .

The multiplication is accumulated over 1024 samples for each frequency point. The result is stored in two, 16-bit registers representing the real and imaginary components of the result. The data is stored in twos complement format.

## SYSTEM CLOCK

The system clock for the AD5933 can be provided in one of two ways. The user can provide a highly accurate and stable system clock at the external clock pin (MCLK). Alternatively, the AD5933 provides an internal clock with a typical frequency of 16.776 MHz by means of an on-chip oscillator.

The user can select the preferred system clock by programming Bit D3 in the control register (Register Address 0x81, see Table 11). The default clock option on power-up is selected to be the internal oscillator.

The frequency distribution of the internal clock with temperature can be seen in Figure 14, Figure 15, and Figure 16.

## TEMPERATURE SENSOR

The temperature sensor is a 13-bit digital temperature sensor with a 14<sup>th</sup> bit that acts as a sign bit. The on-chip temperature sensor allows an accurate measurement of the ambient device temperature to be made.

The measurement range of the sensor is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . At  $+150^{\circ}\text{C}$ , the structural integrity of the device starts to deteriorate when operated at voltage and temperature maximum specifications. The accuracy within the measurement range is  $\pm 2^{\circ}\text{C}$ .

## TEMPERATURE CONVERSION DETAILS

The conversion clock for the part is internally generated; no external clock is required except when reading from and writing to the serial port. In normal mode, an internal clock oscillator runs an automatic conversion sequence.

The temperature sensor block defaults to a power-down state. To perform a measurement, a measure temperature command is issued by the user to the control register (Register Address 0x80 and Register Address 0x81). After the temperature operation is complete (typically 800  $\mu\text{s}$  later), the block automatically powers down until the next temperature command is issued.

The user can poll the status register (Register Address 0x8F) to see if a valid temperature conversion has taken place, indicating that valid temperature data is available to read at Register Address 0x92 and Register Address 0x93 (see the Register Map section).

## TEMPERATURE VALUE REGISTER

The temperature value register is a 16-bit, read-only register that stores the temperature reading from the ADC in 14-bit, two's complement format. The two MSB bits are don't cares. D13 is the sign bit. The internal temperature sensor is guaranteed to a low value limit of  $-40^{\circ}\text{C}$  and a high value limit of  $+150^{\circ}\text{C}$ . The digital output stored in Register Address 0x92 and Register Address 0x93 for the various temperatures is outlined in Table 6. The temperature sensor transfer characteristic is shown in Figure 21.

Table 6. Temperature Data Format

Temperature	Digital Output D13...D0
$-40^{\circ}\text{C}$	11, 1011, 0000, 0000
$-30^{\circ}\text{C}$	11, 1100, 0100, 0000
$-25^{\circ}\text{C}$	11, 1100, 1110, 0000
$-10^{\circ}\text{C}$	11, 1110, 1100, 0000
$-0.03125^{\circ}\text{C}$	11, 1111, 1111, 1111
$0^{\circ}\text{C}$	00, 0000, 0000, 0000
$+0.03125^{\circ}\text{C}$	00, 0000, 0000, 0001
$+10^{\circ}\text{C}$	00, 0001, 0100, 0000
$+25^{\circ}\text{C}$	00, 0011, 0010, 0000
$+50^{\circ}\text{C}$	00, 0110, 0100, 0000
$+75^{\circ}\text{C}$	00, 1001, 0110, 0000
$+100^{\circ}\text{C}$	00, 1100, 1000, 0000
$+125^{\circ}\text{C}$	00, 1111, 1010, 0000
$+150^{\circ}\text{C}$	01, 0010, 1100, 0000

## TEMPERATURE CONVERSION FORMULA

$$\text{Positive Temperature} = \text{ADC Code (D)} / 32$$

$$\text{Negative Temperature} = (\text{ADC Code (D)} - 16384) / 32$$

where *ADC Code* uses all 14 bits of the data byte, including the sign bit.

$$\text{Negative Temperature} = (\text{ADC Code (D)} - 8192) / 32$$

where *ADC Code (D)* is D13, the sign bit, and is removed from the ADC code.)




Figure 21. Temperature Sensor Transfer Function

## IMPEDANCE CALCULATION

### MAGNITUDE CALCULATION

The first step in impedance calculation for each frequency point is to calculate the magnitude of the DFT at that point.

The DFT magnitude is given by

$$\text{Magnitude} = \sqrt{R^2 + I^2}$$

where:

$R$  is the real number stored at Register Address 0x94 and Register Address 0x95.

$I$  is the imaginary number stored at Register Address 0x96 and Register Address 0x97.

For example, assume the results in the real data and imaginary data registers are as follows at a frequency point:

Real data register = 0x038B = 907 decimal

Imaginary data register = 0x0204 = 516 decimal

$$\text{Magnitude} = \sqrt{(907^2 + 516^2)} = 1043.506$$

To convert this number into impedance, it must be multiplied by

a scaling factor called the gain factor. The gain factor is calculated during the calibration of the system with a known impedance connected between the VOUT and VIN pins.

Once the gain factor has been calculated, it can be used in the calculation of any unknown impedance between the VOUT and VIN pins.

### GAIN FACTOR CALCULATION

An example of a gain factor calculation follows, with the following assumptions:

Output excitation voltage = 2 V p-p

Calibration impedance value,  $Z_{\text{CALIBRATION}} = 200 \text{ k}\Omega$

PGA Gain =  $\times 1$

Current-to-voltage amplifier gain resistor =  $200 \text{ k}\Omega$

Calibration frequency = 30 kHz

Then typical contents of the real data and imaginary data registers after a frequency point conversion are:

Real data register = 0xF064 = -3996 decimal

Imaginary data register = 0x227E = +8830 decimal

$$\text{Magnitude} = \sqrt{(-3996)^2 + (8830)^2} = 9692.106$$

$$\text{Gain Factor} = \left( \frac{\text{Admittance}}{\text{Code}} \right) = \left( \frac{1}{\text{Impedance}} \right) \frac{1}{\text{Magnitude}}$$

$$\text{Gain Factor} = \left( \frac{1}{\frac{200 \text{ k}\Omega}{9692.106}} \right) = 515.819 \times 10^{-12}$$

### IMPEDANCE CALCULATION USING GAIN FACTOR

The next example illustrates how the calculated gain factor derived previously is used to measure an unknown impedance. For this example, assume that the unknown impedance = 510 k $\Omega$ .

After measuring the unknown impedance at a frequency of 30 kHz, assume that the real data and imaginary data registers contain the following data:

Real data register = 0xFA3F = -1473 decimal

Imaginary data register = 0x0DB3 = +3507 decimal

$$\text{Magnitude} = \sqrt{((-1473)^2 + (3507)^2)} = 3802.863$$

Then the measured impedance at the frequency point is given by

$$\begin{aligned} \text{Impedance} &= \frac{1}{\text{Gain Factor} \times \text{Magnitude}} \\ &= \frac{1}{515.819273 \times 10^{-12} \times 3802.863} \Omega = 509.791 \text{ k}\Omega \end{aligned}$$

### GAIN FACTOR VARIATION WITH FREQUENCY

Because the AD5933 has a finite frequency response, the gain factor also shows a variation with frequency. This variation in gain factor results in an error in the impedance calculation over a frequency range. Figure 22 shows an impedance profile based on a single-point gain factor calculation. To minimize this error, the frequency sweep should be limited to as small a frequency range as possible.




Figure 22. Impedance Profile Using a Single-Point Gain Factor Calculation

## TWO-POINT CALIBRATION

Alternatively, it is possible to minimize this error by assuming that the frequency variation is linear and adjusting the gain factor with a two-point calibration. Figure 23 shows an impedance profile based on a two-point gain factor calculation.




Figure 23. Impedance Profile Using a Two-Point Gain Factor Calculation

## TWO-POINT GAIN FACTOR CALCULATION

This is an example of a two-point gain factor calculation assuming the following:

- Output excitation voltage = 2 V (p-p)
- Calibration impedance value,  $Z_{\text{UNKNOWN}} = 100.0 \text{ k}\Omega$
- PGA gain =  $\times 1$
- Supply voltage = 3.3 V
- Current-to-voltage amplifier gain resistor = 100 k $\Omega$
- Calibration frequencies = 55 kHz and 65 kHz

Typical values of the gain factor calculated at the two calibration frequencies read

- Gain factor calculated at 55 kHz is 1.031224E-09
- Gain factor calculated at 65 kHz is 1.035682E-09
- Difference in gain factor ( $\Delta\text{GF}$ ) is 1.035682E-09 – 1.031224E-09 = 4.458000E-12
- Frequency span of sweep ( $\Delta\text{F}$ ) = 10 kHz

Therefore, the gain factor required at 60 kHz is given by

$$\left( \frac{4.458000\text{E-}12}{10 \text{ kHz}} \times 5 \text{ kHz} \right) + 1.031224 \times 10^{-9}$$

The required gain factor is 1.033453E-9.

The impedance is calculated as previously described.

## GAIN FACTOR SETUP CONFIGURATION

When calculating the gain factor, it is important that the receive stage operate in its linear region. This requires careful selection of the excitation signal range, current-to-voltage gain resistor, and PGA gain.




Figure 24. System Voltage Gain

The gain through the system shown in Figure 24 is given by

$$\text{Output Excitation Voltage Range} \times$$

$$\frac{\text{Gain Setting Resistor}}{Z_{\text{UNKNOWN}}} \times \text{PGA Gain}$$

For this example, assume the following system settings:

- VDD = 3.3 V
- Gain setting resistor = 200 k $\Omega$
- $Z_{\text{UNKNOWN}} = 200 \text{ k}\Omega$
- PGA setting =  $\times 1$

The peak-to-peak voltage presented to the ADC input is 2 V p-p. However, if a PGA gain of  $\times 5$  was chosen, the voltage would saturate the ADC.

## GAIN FACTOR RECALCULATION

The gain factor must be recalculated for a change in any of the following parameters:

- Current-to-voltage gain setting resistor
- Output excitation voltage
- PGA gain

### GAIN FACTOR TEMPERATURE VARIATION

The typical impedance error variation with temperature is in the order of 30 ppm/°C. Figure 25 shows an impedance profile with a variation in temperature for 100 kΩ impedance using a two-point gain factor calibration.




Figure 25. Impedance Profile Variation with Temperature Using a Two-Point Gain Factor Calibration

### IMPEDANCE ERROR

It is important when reading the following section to note that the output impedance associated with the excitation voltages was actually measured and then calibrated out for each impedance error measurement. This was done using a Keithley current source/sink and measuring the voltage.

$R_{OUT}$  (for example, 200 Ω specified for a 1.98 V p-p in the specification table) is only a typical specification and can vary from part to part. This method may not be achievable for large volume applications and in such cases, it is advised to use an extra low impedance output amplifier, as shown in Figure 4, to improve accuracy.

Please refer to CN-0217 for impedance accuracy examples on the AD5933 product web-page.

### MEASURING THE PHASE ACROSS AN IMPEDANCE

The AD5933 returns a complex output code made up of separate real and imaginary components. The real component is stored at Register Address 0x94 and Register Address 0x95 and the imaginary component is stored at Register Address 0x96 and Register Address 0x97 after each sweep measurement. These correspond to the real and imaginary components of the DFT and not the resistive and reactive components of the impedance under test.

For example, it is a very common misconception to assume that if a user is analyzing a series RC circuit, the real value stored in Register Address 0x94 and Register Address 0x95 and the imaginary value stored at Register Address 0x96 and Register Address 0x97 correspond to the resistance and capacitive reactance, respectively. However, this is incorrect because the magnitude of the impedance ( $|Z|$ ) can be calculated

by calculating the magnitude of the real and imaginary components of the DFT given by the following formula:

$$\text{Magnitude} = \sqrt{R^2 + I^2}$$

After each measurement, multiply it by the calibration term and invert the product. The magnitude of the impedance is, therefore, given by the following formula:

$$\text{Impedance} = \frac{1}{\text{Gain Factor} \times \text{Magnitude}}$$

Where gain factor is given by

$$\text{Gain Factor} = \left( \frac{\text{Admittance}}{\text{Code}} \right) = \left( \frac{1}{\text{Impedance}} \right) \text{ Magnitude}$$

The user must calibrate the AD5933 system for a known impedance range to determine the gain factor before any valid measurement can take place. Therefore, the user must know the impedance limits of the complex impedance ( $Z_{UNKNOWN}$ ) for the sweep frequency range of interest. The gain factor is determined by placing a known impedance between the input/output of the AD5933 and measuring the resulting magnitude of the code. The AD5933 system gain settings need to be chosen to place the excitation signal in the linear region of the on-board ADC.

Because the AD5933 returns a complex output code made up of real and imaginary components, the user can also calculate the phase of the response signal through the AD5933 signal path. The phase is given by the following formula:

$$\text{Phase(rads)} = \tan^{-1}(I/R) \quad (3)$$

The phase measured by Equation 3 accounts for the phase shift introduced to the DDS output signal as it passes through the internal amplifiers on the transmit and receive side of the AD5933 along with the low-pass filter and also the impedance connected between the VOUT and VIN pins of the AD5933.

The parameters of interest for many users are the magnitude of the impedance ( $|Z_{UNKNOWN}|$ ) and the impedance phase ( $Z\theta$ ). The measurement of the impedance phase ( $Z\theta$ ) is a two step process.

The first step involves calculating the AD5933 system phase. The AD5933 system phase can be calculated by placing a resistor across the VOUT and VIN pins of the AD5933 and calculating the phase (using Equation 3) after each measurement point in the sweep. By placing a resistor across the VOUT and VIN pins, there is no additional phase lead or lag introduced to the AD5933 signal path and the resulting phase is due entirely to the internal poles of the AD5933, that is, the system phase.

Once the system phase has been calibrated using a resistor, the second step involves calculating the phase of any unknown impedance by inserting the unknown impedance between the VIN and VOUT terminals of the AD5933 and recalculating the

new phase (including the phase due to the impedance) using the same formula. The phase of the unknown impedance ( $Z\emptyset$ ) is given by the following formula:

$$Z\emptyset = (\Phi_{unknown} - \nabla_{system})$$

where:

$\nabla_{system}$  is the phase of the system with a calibration resistor connected between VIN and VOUT.

$\Phi_{unknown}$  is the phase of the system with the unknown impedance connected between VIN and VOUT.

$Z\emptyset$  is the phase due to the impedance, that is, the impedance phase.

Note that it is possible to calculate the gain factor and to calibrate the system phase using the same real and imaginary component values when a resistor is connected between the VOUT and VIN pins of the AD5933, for example, measuring the impedance phase ( $Z\emptyset$ ) of a capacitor.

The excitation signal current leads the excitation signal voltage across a capacitor by  $-90$  degrees. Therefore, an approximate  $-90$  degree phase difference exists between the system phase responses measured with a resistor and that of the system phase responses measured with a capacitive impedance.

As previously outlined, if the user would like to determine the phase angle of capacitive impedance ( $Z\emptyset$ ), the user first has to determine the system phase response ( $\nabla_{system}$ ) and subtract this from the phase calculated with the capacitor connected between VOUT and VIN ( $\Phi_{unknown}$ ).

A plot showing the AD5933 system phase response calculated using a  $220\text{ k}\Omega$  calibration resistor ( $R_{FB} = 220\text{ k}\Omega$ ,  $PGA = \times 1$ ) and the repeated phase measurement with a  $10\text{ pF}$  capacitive impedance is shown in Figure 26.

One important point to note about the phase formula used to plot Figure 26 is that it uses the arctangent function that returns a phase angle in radians and, therefore, it is necessary to convert from radians to degrees.




Figure 26. System Phase Response vs. Capacitive Phase

The phase difference (that is,  $Z\emptyset$ ) between the phase response of a capacitor and the system phase response using a resistor is the impedance phase of the capacitor,  $Z\emptyset$  (see Figure 27).




Figure 27. Phase Response of a Capacitor

Also when using the real and imaginary values to interpret the phase at each measurement point, take care when using the arctangent formula. The arctangent function returns the correct standard phase angle only when the sign of the real and imaginary values are positive, that is, when the coordinates lie in the first quadrant. The standard angle is the angle taken counterclockwise from the positive real x-axis. If the sign of the real component is positive and the sign of the imaginary component is negative, that is, the data lies in the second quadrant, then the arctangent formula returns a negative angle and it is necessary to add a further 180 degrees to calculate the correct standard angle. Likewise, when the real and imaginary components are both negative, that is, when the coordinates lie in the third quadrant, then the arctangent formula returns a positive angle and it is necessary to add 180 degrees from the angle to return the correct standard phase. Finally, when the real component is positive and the imaginary component is negative, that is, the data lies in the fourth quadrant, then the arctangent formula returns a negative angle. It is necessary to add 360 degrees to the angle to calculate the correct phase angle.

Therefore, the correct standard phase angle is dependent upon the sign of the real and imaginary component and is summarized in Table 7.

Once the magnitude of the impedance ( $|Z|$ ) and the impedance phase angle ( $Z\theta$ , in radians) are correctly calculated, it is possible to determine the magnitude of the real (resistive) and imaginary (reactive) component of the impedance ( $Z_{UNKNOWN}$ ) by the vector projection of the impedance magnitude onto the real and imaginary impedance axis using the following formulas:

The real component is given by

$$|Z_{REAL}| = |Z| \times \cos(Z\theta)$$


The imaginary component is given by

$$|Z_{IMAG}| = |Z| \times \sin(Z\theta)$$

**Table 7. Phase Angle**

Real	Imaginary	Quadrant	Phase Angle
Positive	Positive	First	$\tan^{-1}(I/R) \times \frac{180^\circ}{\pi}$
Negative	Positive	Second	$180^\circ + \left( \tan^{-1}(I/R) \times \frac{180^\circ}{\pi} \right)$
Negative	Negative	Third	$180^\circ + \left( \tan^{-1}(I/R) \times \frac{180^\circ}{\pi} \right)$
Positive	Negative	Fourth	$360^\circ + \left( \tan^{-1}(I/R) \times \frac{180^\circ}{\pi} \right)$

**PERFORMING A FREQUENCY SWEEP**



00324-03A

Figure 28. Frequency Sweep Flow Chart

## REGISTER MAP

Table 8.

Register	Name	Register Data	Function
0x80	Control	D15 to D8	Read/write
0x81		D7 to D0	Read/write
0x82	Start frequency	D23 to D16	Read/write
0x83		D15 to D8	Read/write
0x84		D7 to D0	Read/write
0x85	Frequency increment	D23 to D16	Read/write
0x86		D15 to D8	Read/write
0x87		D7 to D0	Read/write
0x88	Number of increments	D15 to D8	Read/write
0x89		D7 to D0	Read/write
0x8A	Number of settling time cycles	D15 to D8	Read/write
0x8B		D7 to D0	Read/write
0x8F	Status	D7 to D0	Read only
0x92	Temperature data	D15 to D8	Read only
0x93		D7 to D0	Read only
0x94	Real data	D15 to D8	Read only
0x95		D7 to D0	Read only
0x96	Imaginary data	D15 to D8	Read only
0x97		D7 to D0	Read only

### CONTROL REGISTER (REGISTER ADDRESS 0x80, REGISTER ADDRESS 0x81)

The AD5933 has a 16-bit control register (Register Address 0x80 and Register Address 0x81) that sets the AD5933 control modes. The default value of the control register upon reset is as follows: D15 to D0 reset to 0xA000 upon power-up.

The four MSBs of the control register are decoded to provide control functions, such as performing a frequency sweep, powering down the part, and controlling various other functions defined in the control register map.

The user may choose to write only to Register Address 0x80 and not to alter the contents of Register Address 0x81. Note that the control register should not be written to as part of a block write command. The control register also allows the user to program the excitation voltage and set the system clock. A reset command to the control register does not reset any programmed values associated with the sweep (that is, start frequency, number of increments, frequency increment). After a reset command, an initialize with start frequency command must be issued to the control register to restart the frequency sweep sequence (see Figure 28).

Table 9. Control Register Map (D15 to D12)

D15	D14	D13	D12	Function
0	0	0	0	No operation
0	0	0	1	Initialize with start frequency
0	0	1	0	Start frequency sweep
0	0	1	1	Increment frequency
0	1	0	0	Repeat frequency
1	0	0	0	No operation
1	0	0	1	Measure temperature
1	0	1	0	Power-down mode
1	0	1	1	Standby mode
1	1	0	0	No operation
1	1	0	1	No operation

Table 10. Control Register Map (D10 to D9)

D10	D9	Range No.	Output Voltage Range
0	0	1	2.0 V p-p typical
0	1	4	200 mV p-p typical
1	0	3	400 mV p-p typical
1	1	2	1.0 V p-p typical

Table 11. Control Register Map (D11, D8 to D0)

Bits	Description
D11	No operation
D8	PGA gain; 0 = ×5, 1 = ×1
D7	Reserved; set to 0
D6	Reserved; set to 0
D5	Reserved; set to 0
D4	Reset
D3	External system clock; set to 1 Internal system clock; set to 0
D2	Reserved; set to 0
D1	Reserved; set to 0
D0	Reserved; set to 0

### Control Register Decode

#### Initialize with Start Frequency

This command enables the DDS to output the programmed start frequency for an indefinite time. It is used to excite the unknown impedance initially. When the output unknown impedance has settled after a time determined by the user, the user must initiate a start frequency sweep command to begin the frequency sweep.

#### Start Frequency Sweep

In this mode the ADC starts measuring after the programmed number of settling time cycles has elapsed. The user has the ability to program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before the commencement of the measurement at each frequency point (see Figure 28).

#### Increment Frequency

The increment frequency command is used to step to the next frequency point in the sweep. This usually happens after data from the previous step has been transferred and verified by the DSP. When the AD5933 receives this command, it waits for the programmed number of settling time cycles before beginning the ADC conversion process.

#### Repeat Frequency

The AD5933 has the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This has the benefit of allowing the user to average successive readings.

#### Measure Temperature

The measure temperature command initiates a temperature reading from the part. The part does not need to be in power-up mode to perform a temperature reading. The block powers itself up, takes the reading, and then powers down again. The temperature reading is stored in a 14-bit, twos complement format at Register Address 0x92 and Register Address 0x93.

### Power-Down Mode

The default state on power-up of the AD5933 is power-down mode. The control register contains the code 1010,0000,0000,0000 (0xA000). In this mode, both the VOUT and VIN pins are connected internally to GND.

### Standby Mode

This mode powers up the part for general operation; in standby mode the VIN and VOUT pins are internally connected to ground.

### Output Voltage Range

The output voltage range allows the user to program the excitation voltage range at VOUT.

### PGA Gain

The PGA gain allows the user to amplify the response signal into the ADC by a multiplication factor of ×5 or ×1.

### Reset

A reset command allows the user to interrupt a sweep. The start frequency, number of increments, and frequency increment register contents are not overwritten. An initialize with start frequency command is required to restart the frequency sweep command sequence.

### START FREQUENCY REGISTER (REGISTER ADDRESS 0x82, REGISTER ADDRESS 0x83, REGISTER ADDRESS 0x84)

The default value of the start frequency register upon reset is as follows: D23 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset.

The start frequency register contains the 24-bit digital representation of the frequency from where the subsequent frequency sweep is initiated. For example, if the user requires the sweep to start from frequency 30 kHz (using a 16.0 MHz clock), then the user programs the value of 0x0F to Register Address 0x82, the value of 0x5C to Register Address 0x83, and the value of 0x28 to Register Address 0x84. This ensures the output frequency starts at 30 kHz.

The code to be programmed to the start frequency register is

$$\text{Start Frequency Code} = \left( \frac{30 \text{ kHz}}{\left( \frac{16 \text{ MHz}}{4} \right)} \right) \times 2^{27} \equiv 0x0F5C28$$

### FREQUENCY INCREMENT REGISTER (REGISTER ADDRESS 0x85, REGISTER ADDRESS 0x86, REGISTER ADDRESS 0x87)

The default value upon reset is as follows: D23 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset.

The frequency increment register contains a 24-bit representation of the frequency increment between consecutive frequency points along the sweep. For example, if the user requires an increment step of 10 Hz using a 16.0 MHz clock, the user should program the value of 0x00 to Register Address 0x85, the value of 0x01 to Register Address 0x86m, and the value of 0x4F to Register Address 0x87.

The formula for calculating the increment frequency is given by

$$\text{Frequency Increment Code} = \left( \frac{10 \text{ Hz}}{\left( \frac{16 \text{ MHz}}{4} \right)} \right) \times 2^{27} \equiv 0x00014 \text{ F}$$

The user programs the value 0x00 to Register Address 0x85, the value 0x01 to Register Address 0x86, and the value 0x4F to Register Address 0x87.

### NUMBER OF INCREMENTS REGISTER (REGISTER ADDRESS 0x88, REGISTER ADDRESS 0x89)

The default value upon reset is as follows: D8 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset.

**Table 12. Number of Increments Register**

Reg	Bits	Description	Function	Format
0x88	D15 to D9	Don't care	Read or write	Integer number stored in binary format
	D8	Number of increments	Read or write	
0x89	D8 to D0	Number of increments	Read or write	Integer number stored in binary format

**Table 13. Number of Settling Times Cycles Register**

Register	Bits	Description	Function	Format		
0x8A	D15 to D11 D10 to D9	Don't care	Read or write	Integer number stored in binary format		
		2-bit decode				
		<b>D10</b>			<b>D9</b>	<b>Description</b>
		0			0	Default
		0			1	No. of cycles × 2
1	0	Reserved				
1	1	No. of cycles × 4				
	D8	MSB number of settling time cycles				
0x8B	D7 to D0	Number of settling time cycles	Read or write			

This register determines the number of frequency points in the frequency sweep. The number of points is represented by a 9-bit word, D8 to D0. D15 to D9 are don't care bits. This register, in conjunction with the start frequency register and the increment frequency register, determines the frequency sweep range for the sweep operation. The maximum number of increments that can be programmed is 511.

### NUMBER OF SETTLING TIME CYCLES REGISTER (REGISTER ADDRESS 0x8A, REGISTER ADDRESS 0x8B)

The default value upon reset is as follows: D10 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset (see Table 13).

This register determines the number of output excitation cycles that are allowed to pass through the unknown impedance, after receipt of a start frequency sweep, increment frequency, or repeat frequency command, before the ADC is triggered to perform a conversion of the response signal. The number of settling time cycles register value determines the delay between a start frequency sweep/increment frequency /repeat frequency command and the time an ADC conversion commences. The number of cycles is represented by a 9-bit word, D8 to D0. The value programmed into the number of settling time cycles register can be increased by a factor of 2 or 4 depending upon the status of bits D10 to D9. The five most significant bits, D15 to D11, are don't care bits. The maximum number of output cycles that can be programmed is  $511 \times 4 = 2044$  cycles. For example, consider an excitation signal of 30 kHz. The maximum delay between the programming of this frequency and the time that this signal is first sampled by the ADC is  $\approx 511 \times 4 \times 33.33 \mu\text{s} = 68.126 \text{ ms}$ . The ADC takes 1024 samples, and the result is stored as real data and imaginary data in Register Address 0x94 to Register Address 0x97. The conversion process takes approximately 1 ms using a 16.777 MHz clock.

**STATUS REGISTER (REGISTER ADDRESS 0x8F)**

The status register is used to confirm that particular measurement tests have been successfully completed. Each of the bits from D7 to D0 indicates the status of a specific functionality of the AD5933.

Bit D0 and Bit D4 to Bit D7 are treated as don't care bits. These bits do not indicate the status of any measurement.

The status of Bit D1 indicates the status of a frequency point impedance measurement. This bit is set when the AD5933 has completed the current frequency point impedance measurement. This bit indicates that there is valid real data and imaginary data in Register Address 0x94 to Register Address 0x97. This bit is reset on receipt of a start frequency sweep, increment frequency, repeat frequency, or reset command. This bit is also reset on power-up.

The status of Bit D2 indicates the status of the programmed frequency sweep. This bit is set when all programmed increments to the number of increments register are complete. This bit is reset on power-up and on receipt of a reset command.

**Table 14. Status Register (Register Address 0x8F)**

Control Word	Function
0000 0001	Valid temperature measurement
0000 0010	Valid real/imaginary data
0000 0100	Frequency sweep complete
0000 1000	Reserved
0001 0000	Reserved
0010 0000	Reserved
0100 0000	Reserved
1000 0000	Reserved

**Valid Temperature Measurement**

The valid temperature measurement control word is set when a valid temperature conversion is complete indicating that valid temperature data is available for reading at Register Address 0x92 and Register Address 0x93. It is reset when a temperature measurement takes place as a result of a measure temperature command having been issued to the control register (Register Address 0x80 and Register Address 0x81) by the user.

**Valid Real/Imaginary Data**

D1 is set when data processing for the current frequency point is finished, indicating real/imaginary data available for reading. D1 is reset when a start frequency sweep/increment frequency/repeat frequency DDS start/increment/repeat command is issued. D1 is reset to 0 when a reset command is issued to the control register.

**Frequency Sweep Complete**

D2 is set when data processing for the last frequency point in the sweep is complete. This bit is reset when a start frequency sweep command is issued to the control register. This bit is also reset when a reset command is issued to the control register.

**TEMPERATURE DATA REGISTER  
(16 BITS—REGISTER ADDRESS 0x92,  
REGISTER ADDRESS 0x93)**

These registers contain a digital representation of the temperature of the AD5933. The values are stored in 16-bit, two's complement format. Bit D15 and Bit D14 are don't care bits. Bit 13 is the sign bit. To convert this number to an actual temperature, refer to the Temperature Conversion Formula section.

**REAL AND IMAGINARY DATA REGISTERS (16  
BITS—REGISTER ADDRESS 0x94, REGISTER  
ADDRESS 0x95, REGISTER ADDRESS 0x96,  
REGISTER ADDRESS 0x97)**

The default value upon reset is as follows: these registers are not reset on power-up or on receipt of a reset command. Note that the data in these registers is valid only if Bit D1 in the status register is set, indicating that the processing at the current frequency point is complete.

These registers contain a digital representation of the real and imaginary components of the impedance measured for the current frequency point. The values are stored in 16-bit, two's complement format. To convert this number to an actual impedance value, the magnitude— $\sqrt{(\text{Real}^2 + \text{Imaginary}^2)}$ —must be multiplied by an admittance/code number (called a gain factor) to give the admittance, and the result inverted to give impedance. The gain factor varies for each ac excitation voltage/gain combination.

## SERIAL BUS INTERFACE

Control of the AD5933 is carried out via the I<sup>2</sup>C-compliant serial interface protocol. The AD5933 is connected to this bus as a slave device under the control of a master device. The AD5933 has a 7-bit serial bus slave address. When the device is powered up, it has a default serial bus address, 0001101 (0x0D).

### GENERAL I<sup>2</sup>C TIMING

Figure 29 shows the timing diagram for general read and write operations using the I<sup>2</sup>C-compliant interface.

The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line (SDA), while the serial clock line (SCL) remains high. This indicates that a data stream follows. The slave responds to the start condition and shifts in the next 8 bits, consisting of a 7-bit slave address (MSB first) plus an R/W bit that determines the direction of the data transfer—that is, whether data is written to or read from the slave device (0 = write, 1 = read).

The slave responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and holding it low during the high period of this clock pulse. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is 0, then the master writes to the slave device. If the R/W bit is 1, the master reads from the slave device.

Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an acknowledge bit, which can be from the master or slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-to-high transition when the clock is high may be interpreted as a stop signal. If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It may be an instruction telling the slave device to expect a block write, or it may be a register address that tells the slave where subsequent data is to be written. Because data can flow in only one direction as defined by the R/W bit, it is not possible to send a command to a slave device during a read operation. Before performing a read operation, it is sometimes necessary to perform a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.

When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10<sup>th</sup> clock pulse to assert a stop condition. In read mode, the master device releases the SDA line during the low period before the ninth clock pulse, but the slave device does not pull it low. This is known as a no acknowledge. The master then takes the data line low during the low period before the 10<sup>th</sup> clock pulse, then high during the 10<sup>th</sup> clock pulse to assert a stop condition.




Figure 29. Timing Diagram

**WRITING/READING TO THE AD5933**

The interface specification defines several different protocols for different types of read and write operations. This section describes the protocols used in the AD5933. The figures in this section use the abbreviations shown in Table 15.

**Table 15. I<sup>2</sup>C Abbreviation Table**

Abbreviation	Condition
S	Start
P	Stop
R	Read
W	Write
A	Acknowledge
$\bar{A}$	No acknowledge write byte/command byte

**User Command Codes**

The command codes in Table 16 are used for reading/writing to the interface. They are further explained in this section, but are grouped here for easy reference.

**Table 16. Command Codes**

Command Code	Code Name	Code Description
1010 0000	Block write	This command is used when writing multiple bytes to the RAM; see the Block Write section.
1010 0001	Block read	This command is used when reading multiple bytes from RAM/memory; see the Block Read section.
1011 0000	Address pointer	This command enables the user to set the address pointer to any location in the memory. The data contains the address of the register to which the pointer should be pointing

**Write Byte/Command Byte**

In this operation, the master device sends a byte of data to the slave device. The write byte can either be a data byte write to a register address or can be a command operation. To write data to a register, the command sequence is as follows (see Figure 30):

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a register address.
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte.
7. The slave asserts an acknowledge on SDA.
8. The master asserts a stop condition on SDA to end the transaction.



Figure 32. Writing a Block Write



Figure 30. Writing Register Data to Register Address

The write byte protocol is also used to set a pointer to an address (see Figure 31). This is used for a subsequent single-byte read from the same address or block read or block write starting at that address.

To set a register pointer, the following sequence is applied:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a pointer command code (see Table 16; a pointer command = 1011 0000).
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte (a register address to where the pointer is to point).
7. The slave asserts an acknowledge on SDA.
8. The master asserts a stop condition on SDA to end the transaction.



Figure 31. Setting Address Pointer to Register Address

**BLOCK WRITE**

In this operation, the master device writes a block of data to a slave device (see Figure 32). The start address for a block write must previously have been set. In the case of the AD5933 this is done by setting a pointer to set the register address.

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends an 8-bit command code (1010 0000) that tells the slave device to expect a block write.
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte that tells the slave device the number of data bytes to be sent to it.
7. The slave asserts an acknowledge on SDA.
8. The master sends the data bytes.
9. The slave asserts an acknowledge on SDA after each data byte.
10. The master asserts a stop condition on SDA to end the transaction.

**READ OPERATIONS**

The AD5933 uses two I<sup>2</sup>C read protocols: receive byte and block read.

**Receive Byte**

In the AD5933, the receive byte protocol is used to read a single byte of data from a register address whose address has previously been set by setting the address pointer.

In this operation, the master device receives a single byte from a slave device as follows (see Figure 33):

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the read bit (high).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master receives a data byte.
5. The master asserts a no acknowledge on SDA (the slave needs to check that master has received data).
6. The master asserts a stop condition on SDA and the transaction ends.




Figure 33. Reading Register Data

**Block Read**

In this operation, the master device reads a block of data from a slave device (see Figure 34). The start address for a block read must previously have been set by setting the address pointer.

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a command code (1010 0001) that tells the slave device to expect a block read.
5. The slave asserts an acknowledge on SDA.
6. The master sends a byte-count data byte that tells the slave how many data bytes to expect.
7. The slave asserts an acknowledge on SDA.
8. The master asserts a repeat start condition on SDA. This is required to set the read bit high.
9. The master sends the 7-bit slave address followed by the read bit (high).
10. The slave asserts an acknowledge on SDA.
11. The master receives the data bytes.
12. The master asserts an acknowledge on SDA after each data byte.
13. A no acknowledge is generated after the last byte to signal the end of the read.
14. The master asserts a stop condition on SDA to end the transaction.




Figure 34. Performing a Block Read

## TYPICAL APPLICATIONS

### MEASURING SMALL IMPEDANCES

The AD5933 is capable of measuring impedance values up to 10 M $\Omega$  if the system gain settings are chosen correctly for the impedance subrange of interest.

If the user places a small impedance value ( $\leq 500 \Omega$  over the sweep frequency of interest) between the VOUT and VIN pins, it results in an increase in signal current flowing through the impedance for a fixed excitation voltage in accordance with Ohm's law. The output stage of the transmit side amplifier available at the VOUT pin may not be able to provide the required increase in current through the impedance. To have a unity gain condition about the receive side I-V amplifier, the user needs to have a similar small value of feedback resistance for system calibration as outlined in the Gain Factor Setup Configuration section. The voltage presented at the VIN pin is hard biased at VDD/2 due to the virtual earth on the receive side I-V amplifier. The increased current sink/source requirement placed on the output of the receive side I-V amplifier may also cause the amplifier to operate outside of the linear region. This causes significant errors in subsequent impedance measurements.

The value of the output series resistance, R<sub>OUT</sub>, (see Figure 35) at the VOUT pin must be taken into account when measuring small impedances (Z<sub>UNKNOWN</sub>), specifically when the value of the output series resistance is comparable to the value of the impedance under test (Z<sub>UNKNOWN</sub>). If the R<sub>OUT</sub> value is unaccounted for in the system calibration (that is, the gain factor calculation) when measuring small impedances, there is an introduced error into any subsequent impedance measurement that takes place. The introduced error depends on the relative magnitude of the impedance being tested compared to the value of the output series resistance.




Figure 35. Additional External Amplifier Circuit for Measuring Small Impedances

The value of the output series resistance depends upon the selected output excitation range at VOUT and has a tolerance from device to device like all discrete resistors manufactured in a silicon fabrication process. Typical values of the output series resistance are outlined in Table 17.

Table 17. Output Series Resistance (R<sub>OUT</sub>) vs. Excitation Range

Parameter	Value (Typ)	Output Series Resistance Value
Range 1	2 V p-p	200 $\Omega$ typ
Range 2	1 V p-p	2.4 k $\Omega$ typ
Range 3	0.4 V p-p	1.0 k $\Omega$ typ
Range 4	0.2 V p-p	600 $\Omega$ typ

Therefore, to accurately calibrate the AD5933 to measure small impedances, it is necessary to reduce the signal current by attenuating the excitation voltage sufficiently and also account for the R<sub>OUT</sub> value and factor it into the gain factor calculation (see the Gain Factor Calculation section).

Measuring the R<sub>OUT</sub> value during device characterization is achieved by selecting the appropriate output excitation range at VOUT and sinking and sourcing a known current at the pin (for example,  $\pm 2$  mA) and measuring the change in dc voltage. The output series resistance can be calculated by measuring the inverse of the slope (that is, 1/slope) of the resultant I-V plot.

A circuit that helps to minimize the effects of the issues previously outlined is shown in Figure 35. The aim of this circuit is to place the AD5933 system gain within its linear range when measuring small impedances by using an additional external amplifier circuit along the signal path. The external amplifier attenuates the peak-to-peak excitation voltage at VOUT by a suitable choice of resistors (R1 and R2), thereby reducing the signal current flowing through the impedance and minimizing the effect of the output series resistance in the impedance calculations.

In the circuit shown in Figure 35, Z<sub>UNKNOWN</sub> recognizes the output series resistance of the external amplifier which is typically much less than 1  $\Omega$  with feedback applied depending upon the op amp device used (for example, AD820, AD8641, AD8531) as well as the load current, bandwidth, and gain.

The key point is that the output impedance of the external amplifier in Figure 35 (which is also in series with  $Z_{\text{UNKNOWN}}$ ) has a far less significant effect on gain factor calibration and subsequent impedance readings in comparison to connecting the small impedance directly to the VOUT pin (and directly in series with  $R_{\text{OUT}}$ ). The external amplifier buffers the unknown impedance from the effects of  $R_{\text{OUT}}$  and introduces a smaller output impedance in series with  $Z_{\text{UNKNOWN}}$ .

For example, if the user measures  $Z_{\text{UNKNOWN}}$  that is known to have a small impedance value within the range of 90  $\Omega$  to 110  $\Omega$  over the frequency range of 30 kHz to 32 kHz, the user may not be in a position to measure  $R_{\text{OUT}}$  directly in the factory/lab. Therefore, the user may choose to add on an extra amplifier circuit like that shown in Figure 35 to the signal path of the AD5933. The user must ensure that the chosen external amplifier has a sufficiently low output series resistance over the bandwidth of interest in comparison to the impedance range under test (for an op amp selection guide, see [www.analog.com/opamps](http://www.analog.com/opamps)). Most amplifiers from Analog Devices have a curve of closed loop output impedance vs. frequency at different amplifier gains to determine the output series impedance at the frequency of interest.

The system settings are

$$VDD = 3.3 \text{ V}$$

$$VOUT = 2 \text{ V p-p}$$

$$R2 = 20 \text{ k}\Omega$$

$$R1 = 4 \text{ k}\Omega$$

$$\text{Gain setting resistor} = 500 \text{ }\Omega$$

$$Z_{\text{UNKNOWN}} = 100 \text{ }\Omega$$

$$\text{PGA setting} = \times 1$$

To attenuate the excitation voltage at VOUT, choose a ratio of  $R1/R2$ . With the values of  $R1 = 4 \text{ k}\Omega$  and  $R2 = 20 \text{ k}\Omega$ , attenuate the signal by  $1/5^{\text{th}}$  of 2 V p-p = 400 mV. The maximum current flowing through the impedance is  $400 \text{ mV} / 90 \text{ }\Omega = 4.4 \text{ mA}$ .

The system is subsequently calibrated using the usual method with a midpoint impedance value of 100  $\Omega$ , a calibration resistor, and a feedback resistor at a midfrequency point in the sweep. The dynamic range of the input signal to the receive side of the AD5933 can be improved by increasing the value of the I-V gain resistor at the RFB pin. For example, increasing the I-V gain setting resistor at the RFB pin increases the peak-to-peak signal presented to the ADC input from 400 mV ( $RFB = 100 \text{ }\Omega$ ) to 2 V p-p ( $RFB = 500 \text{ }\Omega$ ).

The gain factor calculated is for a 100  $\Omega$  resistor connected between VOUT and VIN, assuming the output series resistance of the external amplifier is small enough to be ignored.

When biasing the circuit shown in Figure 35, note that the receive side of the AD5933 is hard-biased about  $VDD/2$  by design. Therefore, to prevent the output of the external amplifier (attenuated AD5933 Range 1 excitation signal) from saturating the receive side amplifiers of the AD5933, a voltage equal to  $VDD/2$  must be applied to the noninverting terminal of the external amplifier.

**BIOMEDICAL: NONINVASIVE BLOOD IMPEDANCE MEASUREMENT**

When a known strain of a virus is added to a blood sample that already contains a virus, a chemical reaction takes place whereby the impedance of the blood under certain conditions changes. By characterizing this effect across different frequencies, it is possible to detect a specific strain of virus. For example, a strain of the disease exhibits a certain characteristic impedance at one frequency but not at another; therefore, the requirement is to sweep different frequencies to check for different viruses. The AD5933, with its 27-bit phase accumulator, allows for subhertz frequency tuning.

The AD5933 can be used to inject a stimulus signal through the blood sample via a probe. The response signal is analyzed, and the effective impedance of the blood is tabulated. The AD5933 is ideal for this application because it allows the user to tune to the specific frequency required for each test.




Figure 36. Measuring a Blood Sample for a Strain of Virus

**SENSOR/COMPLEX IMPEDANCE MEASUREMENT**

The operational principle of a capacitive proximity sensor is based on the change of a capacitance in an RLC resonant circuit. This leads to changes in the resonant frequency of the RLC circuit, which can be evaluated as shown Figure 37.

It is first required to tune the RLC circuit to the area of resonance. At the resonant frequency, the impedance of the RLC circuit is at a maximum. Therefore, a programmable frequency sweep and tuning capability is required, which is provided by the AD5933.




Figure 37. Detecting a Change in Resonant Frequency

An example of the use of this type of sensor is for a train proximity measurement system. The magnetic fields of the train approaching on the track change the resonant frequency to an extent that can be characterized. This information can be sent back to a mainframe system to show the train location on the network.

Another application for the AD5933 is in parked vehicle detection. The AD5933 is placed in an embedded unit connected to a coil of wire underneath the parking location. The AD5933 outputs a single frequency within the 80 kHz to 100 kHz frequency range, depending upon the wire composition. The wire can be modeled as a resonant circuit. The coil is calibrated with a known impedance value and at a known frequency. The impedance of the loop is monitored constantly. If a car is parked over the coil, the impedance of the coil changes and the AD5933 detects the presence of the car.

### ELECTRO-IMPEDANCE SPECTROSCOPY

The AD5933 has found use in the area of corrosion monitoring. Corrosion of metals, such as aluminum and steel, can damage industrial infrastructures and vehicles such as aircraft, ships, and cars. This damage, if left unattended, may lead to premature failure requiring expensive repairs and/or replacement. In many cases, if the onset of corrosion can be detected, it can be arrested or slowed, negating the requirement for repairs or replacement. At present, visual inspection is employed to detect corrosion; however, this is time consuming, expensive, and cannot be employed in hard-to-access areas.

An alternative to visual inspection is automated monitoring using corrosion sensors. Monitoring is cheaper, less time consuming, and can be deployed where visual inspections are impossible. Electrochemical impedance spectroscopy (EIS) has been used to interrogate corrosion sensors, but at present large laboratory test instruments are required. The AD5933 offers an accurate and compact solution for this type of measurement, enabling the development of field deployable sensor systems that can measure corrosion rates autonomously.

Mathematically, the corrosion of aluminum is modeled using an RC network that typically consists of a resistance,  $R_s$ , in series with a parallel resistor and capacitor,  $R_p$  and  $C_p$ . A system metal would typically have values as follows:  $R_s$  is 10  $\Omega$  to 10 k $\Omega$ ,  $R_p$  is k $\Omega$  to 1 M $\Omega$ , and  $C_p$  is 5  $\mu\text{F}$  to 70  $\mu\text{F}$ . Figure 38 shows a typical Bode plot, impedance modulus, and phase angle vs. frequency, for an aluminum corrosion sensor.




Figure 38. Bode Plot for Aluminum Corrosion Sensor

To make accurate measurements of these values, the impedance needs to be measured over a frequency range of 0.1 Hz to 100 kHz. To ensure that the measurement itself does not introduce a corrosive effect, the metal needs to be excited with minimal voltage, typically in the  $\pm 20$  mV range. A nearby processor or control unit such as the ADuC702x would log a single impedance sweep from 0.1 kHz to 100 kHz every 10 minutes and download the results back to a control unit. To achieve system accuracy from the 0.1 kHz to 1 kHz range, the system clock needs to be scaled down from the 16.776 MHz nominal clock frequency to 500 kHz, typically. The clock scaling can be achieved digitally using an external direct digital synthesizer like the AD9834 as a programmable divider, which supplies a clock signal to MCLK and which can be controlled digitally by the nearby microprocessor.

## LAYOUT AND CONFIGURATION

### POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5933 should have separate analog and digital sections, each having its own area of the board. If the AD5933 is in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5933.

The power supply to the AD5933 should be bypassed with 10  $\mu\text{F}$  and 0.1  $\mu\text{F}$  capacitors. The capacitors should be physically as close as possible to the device, with the 0.1  $\mu\text{F}$  capacitor ideally right up against the device. The 10  $\mu\text{F}$  capacitors are the tantalum bead type. It is important that the 0.1  $\mu\text{F}$  capacitor have low effective series resistance (ESR) and effective series inductance (ESI); common ceramic types of capacitors are suitable. The 0.1  $\mu\text{F}$  capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects on the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only, and the signal traces are placed on the solder side. However, this is not always possible with a two-layer board.

## EVALUATION BOARD

The AD5933 evaluation board allows designers to evaluate the high performance AD5933 impedance converter with minimum effort.

The evaluation board interfaces to the USB port of a PC. It is possible to power the entire board from the USB port.

The impedance converter evaluation kit includes a populated and tested AD5933 printed circuit board. The EVAL-AD5933EB kit is shipped with a CD-ROM that includes self-installing software. Connect the PC to the evaluation board using the supplied cable.

The software is compatible with Microsoft® Windows® 2000 and Windows XP and Windows 7.

A schematic of the evaluation board is shown in Figure 39 and Figure 40.

## USING THE EVALUATION BOARD

The AD5933 evaluation board is a test system designed to simplify the evaluation of the AD5933. The evaluation board data sheet is also available with the evaluation board that gives full information on operating the evaluation board. Further evaluation information is available from [www.analog.com](http://www.analog.com).

## PROTOTYPING AREA

An area is available on the evaluation board for the user to add additional circuits to the evaluation test set. Users may want to include switches for multiple calibration use.

## CRYSTAL OSCILLATOR (XO) vs. EXTERNAL CLOCK

A 16 MHz oscillator is included on the evaluation board. However, this oscillator can be removed and, if required, an external CMOS clock can be connected to the part.

SCHEMATICS




Figure 39. EVAL-AD5933EBZ USB Schematic




Figure 40. EVAL-AD5933EBZ Schematic






Figure 41. Linear Regulator on the EVAL-AD5933EB Evaluation Board



05234-047

Figure 42. Decoupling on the EVAL-AD5933EB Evaluation Board

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-150-AC  
 Figure 43. 16-Lead Shrink Small Outline Package [SSOP]  
 (RS-16)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1,2</sup>	Temperature Range	Package Description	Package Option
AD5933YRSZ	−40°C to +125°C	16-Lead Shrink Small Outline Package (SSOP)	RS-16
AD5933YRSZ-REEL7	−40°C to +125°C	16-Lead Shrink Small Outline Package (SSOP)	RS-16
AD5933WYRSZ-REEL7	−40°C to +125°C	16-Lead Shrink Small Outline Package (SSOP)	RS-16
EVAL-AD5933EBZ	−40°C to +125°C	Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> W = Qualified for Automotive Applications.

## AUTOMOTIVE PRODUCTS

The AD5933W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

PC refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

## A.2 AD8421



# 3 nV/√Hz, Low Power Instrumentation Amplifier

Enhanced Product

**AD8421-EP**

### FEATURES

- Specified from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 0.9  $\mu\text{V}/^{\circ}\text{C}$  maximum input offset voltage drift
- 5 ppm/ $^{\circ}\text{C}$  maximum gain drift ( $G = 1$ )
- Low power
  - 2.3 mA maximum supply current
- Low noise
  - 3.2 nV/√Hz maximum input voltage noise at 1 kHz
  - 200 fA/√Hz current noise at 1 kHz
- Excellent ac specifications
  - 2 MHz bandwidth ( $G = 100$ )
  - 0.6  $\mu\text{s}$  settling time to 0.001% ( $G = 10$ )
  - 80 dB minimum CMRR at 20 kHz ( $G = 1$ )
- High precision dc performance
  - 84 dB CMRR minimum ( $G = 1$ )
  - 2 nA maximum input bias current
- Inputs protected to 40 V from opposite supply
- Gain set with a single resistor ( $G = 1$  to 10,000)

### ENHANCED PRODUCT FEATURES

- Supports defense and aerospace applications (AQEC standard)
- Military temperature range ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )
- Controlled manufacturing baseline
- One assembly/test site
- One fabrication site
- Enhanced product change notification
- Qualification data available on request

### GENERAL DESCRIPTION

The AD8421-EP is a low cost, low power, extremely low noise, ultralow bias current, high speed instrumentation amplifier that is ideally suited for a broad spectrum of signal conditioning and data acquisition applications. This product features extremely high CMRR, allowing it to extract low level signals in the presence of high frequency common-mode noise over a wide temperature range.

The 10 MHz bandwidth, 35 V/ $\mu\text{s}$  slew rate, and 0.6  $\mu\text{s}$  settling time to 0.001% ( $G = 10$ ) allow the AD8421-EP to amplify high speed signals and excel in applications that require high channel count, multiplexed systems. Even at higher gains, the current feedback architecture maintains high performance; for example, at  $G = 100$ , the bandwidth is 2 MHz and the settling time is 0.8  $\mu\text{s}$ . The AD8421-EP has excellent distortion performance, making it suitable for use in demanding applications such as vibration analysis.

### PIN CONNECTION DIAGRAM





Figure 2. Noise Density vs. Source Resistance

The AD8421-EP delivers 3 nV/√Hz input voltage noise and 200 fA/√Hz current noise with only 2 mA quiescent current, making it an ideal choice for measuring low level signals. For applications with high source impedance, the AD8421-EP employs innovative process technology and design techniques to provide noise performance that is limited only by the sensor.

The AD8421-EP uses unique protection methods to ensure robust inputs while still maintaining very low noise. This protection allows input voltages up to 40 V from the opposite supply rail without damage to the part.

A single resistor sets the gain from 1 to 10,000. The reference pin can be used to apply a precise offset to the output voltage.

The AD8421-EP is specified over the military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . It is available in an 8-lead MSOP package.

Additional application and technical information can be found in the AD8421 data sheet.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
©2013 Analog Devices, Inc. All rights reserved.  
Technical Support [www.analog.com](http://www.analog.com)

**TABLE OF CONTENTS**

Features .....	1	ESD Caution.....	6
General Description .....	1	Pin Configuration and Function Descriptions.....	7
Revision History .....	2	Typical Performance Characteristics .....	8
Specifications.....	3	Outline Dimensions .....	18
Absolute Maximum Ratings.....	6	Ordering Guide .....	18
Thermal Resistance .....	6		

**REVISION HISTORY**

5/13—Revision 0: Initial Version

## SPECIFICATIONS

$V_S = \pm 15\text{ V}$ ,  $V_{REF} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $G = 1$ ,  $R_L = 2\text{ k}\Omega$ , unless otherwise noted.

Table 1.

Parameter	Test Conditions/ Comments	Min	Typ	Max	Unit
<b>COMMON-MODE REJECTION RATIO (CMRR)</b>					
CMRR DC to 60 Hz with 1 k $\Omega$ Source Imbalance	$V_{CM} = -10\text{ V to }+10\text{ V}$				
G = 1		84			dB
G = 10		104			dB
G = 100		124			dB
G = 1000		134			dB
Over Temperature, G = 1	$T_A = -55^\circ\text{C to }+125^\circ\text{C}$	80			dB
CMRR at 20 kHz	$V_{CM} = -10\text{ V to }+10\text{ V}$				
G = 1		80			dB
G = 10		90			dB
G = 100		100			dB
G = 1000		100			dB
<b>NOISE</b>					
Voltage Noise, 1 kHz <sup>1</sup>	$V_{IN+}, V_{IN-} = 0\text{ V}$				
Input Voltage Noise, $e_{ni}$			3	3.2	nV/ $\sqrt{\text{Hz}}$
Output Voltage Noise, $e_{no}$				60	nV/ $\sqrt{\text{Hz}}$
Peak to Peak, RTI	$f = 0.1\text{ Hz to }10\text{ Hz}$				
G = 1			2		$\mu\text{V p-p}$
G = 10			0.5		$\mu\text{V p-p}$
G = 100 to 1000			0.07		$\mu\text{V p-p}$
Current Noise					
Spectral Density	$f = 1\text{ kHz}$		200		fA/ $\sqrt{\text{Hz}}$
Peak to Peak, RTI	$f = 0.1\text{ Hz to }10\text{ Hz}$		18		pA p-p
<b>VOLTAGE OFFSET<sup>2</sup></b>					
Input Offset Voltage, $V_{OSI}$	$V_S = \pm 5\text{ V to } \pm 15\text{ V}$			70	$\mu\text{V}$
Over Temperature	$T_A = -55^\circ\text{C to }+125^\circ\text{C}$			160	$\mu\text{V}$
Average TC				0.9	$\mu\text{V}/^\circ\text{C}$
Output Offset Voltage, $V_{OSO}$				600	$\mu\text{V}$
Over Temperature	$T_A = -55^\circ\text{C to }+125^\circ\text{C}$			1.5	mV
Average TC				9	$\mu\text{V}/^\circ\text{C}$
Offset RTI vs. Supply (PSR)	$V_S = \pm 2.5\text{ V to } \pm 18\text{ V}$				
G = 1		90	120		dB
G = 10		110	120		dB
G = 100		124	130		dB
G = 1000		130	140		dB
<b>INPUT CURRENT</b>					
Input Bias Current			1	2	nA
Over Temperature	$T_A = -55^\circ\text{C to }+125^\circ\text{C}$			8	nA
Average TC			50		pA/ $^\circ\text{C}$
Input Offset Current			0.5	2	nA
Over Temperature	$T_A = -55^\circ\text{C to }+125^\circ\text{C}$			3	nA
Average TC			1		pA/ $^\circ\text{C}$

Parameter	Test Conditions/ Comments	Min	Typ	Max	Unit
<b>DYNAMIC RESPONSE</b>					
Small Signal Bandwidth	-3 dB		10		MHz
G = 1			10		MHz
G = 10			2		MHz
G = 1000			0.2		MHz
Settling Time 0.01%	10 V step		0.7		μs
G = 1			0.4		μs
G = 10			0.6		μs
G = 1000			5		μs
Settling Time 0.001%	10 V step		1		μs
G = 1			0.6		μs
G = 10			0.8		μs
G = 1000			6		μs
Slew Rate					
G = 1 to 100			35		V/μs
<b>GAIN<sup>3</sup></b>					
Gain Range	$G = 1 + (9.9 \text{ k}\Omega/R_G)$	1		10,000	V/V
Gain Error	$V_{OUT} = \pm 10 \text{ V}$			0.05	%
G = 1				0.3	%
Gain Nonlinearity	$V_{OUT} = -10 \text{ V to } +10 \text{ V}$ $R_L \geq 2 \text{ k}\Omega$ $R_L = 600 \Omega$ $R_L \geq 600 \Omega$ $V_{OUT} = -5 \text{ V to } +5 \text{ V}$			1	ppm
G = 1			1	3	ppm
G = 10 to 1000			30	50	ppm
G = 10 to 1000			5	10	ppm
Gain vs. Temperature <sup>3</sup>				5	ppm/°C
G = 1				-80	ppm/°C
G > 1					
<b>INPUT</b>					
Input Impedance					
Differential			30  3		GΩ  pF
Common Mode			30  3		GΩ  pF
Input Operating Voltage Range <sup>4</sup>	$V_S = \pm 2.5 \text{ V to } \pm 18 \text{ V}$ $T_A = -55^\circ\text{C}$ $T_A = +125^\circ\text{C}$	$-V_S + 2.3$		$+V_S - 1.8$	V
Over Temperature		$-V_S + 2.5$		$+V_S - 2.0$	V
		$-V_S + 2.1$		$+V_S - 1.8$	V
<b>OUTPUT</b>					
Output Swing	$R_L = 2 \text{ k}\Omega$ $V_S = \pm 2.5 \text{ V to } \pm 18 \text{ V}$ $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	$-V_S + 1.2$		$+V_S - 1.7$	V
Over Temperature		$-V_S + 1.4$		$+V_S - 1.9$	V
Short-Circuit Current			65		mA
<b>REFERENCE INPUT</b>					
$R_{IN}$	$V_{IN+}, V_{IN-} = 0 \text{ V}$		20		kΩ
$I_{IN}$			20	24	μA
Voltage Range		$-V_S$		$+V_S$	V
Reference Gain to Output			$1 \pm 0.0001$		V/V

Parameter	Test Conditions/ Comments	Min	Typ	Max	Unit
POWER SUPPLY					
Operating Range	Dual supply	±2.5		±18	V
	Single supply	5		36	V
Quiescent Current			2	2.3	mA
Over Temperature	T <sub>A</sub> = -55°C to +125°C			2.8	mA
TEMPERATURE RANGE					
For Specified Performance		-55		+125	°C

<sup>1</sup> Total voltage noise =  $\sqrt{(e_{n1})^2 + (e_{no}/G)^2 + e_{n0}^2}$ . See the [AD8421](#) data sheet for more information.

<sup>2</sup> Total RTI  $V_{OS} = (V_{OS}) + (V_{OS0}/G)$ .

<sup>3</sup> These specifications do not include the tolerance of the external gain setting resistor, R<sub>G</sub>. For G > 1, add R<sub>G</sub> errors to the specifications given in this table.

<sup>4</sup> Input voltage range of the [AD8421-EP](#) input stage only. The input range can depend on the common-mode voltage, differential voltage, gain, and reference voltage. See the Typical Performance Characteristics section for more information.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	$\pm 18$ V
Output Short-Circuit Current Duration	Indefinite
Maximum Voltage at $-IN$ or $+IN$ <sup>1</sup>	$-V_S + 40$ V
Minimum Voltage at $-IN$ or $+IN$	$+V_S - 40$ V
Maximum Voltage at REF <sup>2</sup>	$+V_S + 0.3$ V
Minimum Voltage at REF	$-V_S - 0.3$ V
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Operating Temperature Range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Maximum Junction Temperature	$150^{\circ}\text{C}$
ESD	
Human Body Model	2 kV
Charged Device Model	1.25 kV
Machine Model	0.2 kV

<sup>1</sup> For voltages beyond these limits, use input protection resistors. See the [AD8421](#) data sheet for more information.

<sup>2</sup> There are ESD protection diodes from the reference input to each supply, so REF cannot be driven beyond the supplies in the same way that  $+IN$  and  $-IN$  can. See the [AD8421](#) data sheet for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for a device in free air using a 4-layer JEDEC printed circuit board (PCB).

Table 3.

Package	$\theta_{JA}$	Unit
8-Lead MSOP	138.6	$^{\circ}\text{C}/\text{W}$

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	-IN	Negative Input Terminal.
2, 3	$R_G$	Gain Setting Terminals. Place resistor across the $R_G$ pins to set the gain. $G = 1 + (9.9 \text{ k}\Omega/R_G)$ .
4	+IN	Positive Input Terminal.
5	- $V_S$	Negative Power Supply Terminal.
6	REF	Reference Voltage Terminal. Drive this terminal with a low impedance voltage source to level shift the output.
7	$V_{OUT}$	Output Terminal.
8	+ $V_S$	Positive Power Supply Terminal.

**TYPICAL PERFORMANCE CHARACTERISTICS**

$T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$ ,  $V_{REF} = 0\text{ V}$ ,  $R_L = 2\text{ k}\Omega$ , unless otherwise noted.




Figure 4. Typical Distribution of Input Offset Voltage

11139-003




Figure 7. Typical Distribution of Output Offset Voltage

11139-005




Figure 5. Typical Distribution of Input Bias Current

11139-004




Figure 8. Typical Distribution of Input Offset Current

11139-007




Figure 6. Typical Distribution of PSRR ( $G = 1$ )

11139-005




Figure 9. Typical Distribution of CMRR ( $G = 1$ )

11139-008




Figure 10. Input Common-Mode Voltage vs. Output Voltage;  $V_S = \pm 12 V$  and  $\pm 15 V$  ( $G = 1$ )




Figure 13. Input Common-Mode Voltage vs. Output Voltage;  $V_S = \pm 2.5 V$  and  $\pm 5 V$  ( $G = 100$ )




Figure 11. Input Common-Mode Voltage vs. Output Voltage;  $V_S = \pm 2.5 V$  and  $\pm 5 V$  ( $G = 1$ )




Figure 14. Input Overvoltage Performance;  $G = 1$ ,  $+V_S = 5 V$ ,  $-V_S = 0 V$




Figure 12. Input Common-Mode Voltage vs. Output Voltage;  $V_S = \pm 12 V$  and  $\pm 15 V$  ( $G = 100$ )




Figure 15. Input Overvoltage Performance;  $G = 1$ ,  $V_S = \pm 15 V$




Figure 16. Input Overvoltage Performance;  $+V_S = 5\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $G = 100$




Figure 19. Positive PSRR vs. Frequency




Figure 17. Input Overvoltage Performance;  $V_S = \pm 15\text{ V}$ ,  $G = 100$




Figure 20. Negative PSRR vs. Frequency




Figure 18. Input Bias Current vs. Common-Mode Voltage




Figure 21. Gain vs. Frequency




Figure 22. CMRR vs. Frequency

11139-021




Figure 25. Input Bias Current vs. Temperature

11139-025




Figure 23. CMRR vs. Frequency, 1 kΩ Source Imbalance

11139-022




Figure 26. Gain vs. Temperature (G = 1)

11139-126




Figure 24. Change in Input Offset Voltage ( $V_{OS}$ ) vs. Warm-Up Time

11139-023




Figure 27. CMRR vs. Temperature (G = 1)

11139-127




Figure 28. Supply Current vs. Temperature (G = 1)

11139-128




Figure 31. Slew Rate vs. Temperature, V<sub>S</sub> = ±5 V (G = 1)

11139-131




Figure 29. Short-Circuit Current vs. Temperature (G = 1)

11139-129




Figure 32. Input Voltage Limit vs. Supply Voltage

11139-132




Figure 30. Slew Rate vs. Temperature, V<sub>S</sub> = ±15 V (G = 1)

11139-130




Figure 33. Output Voltage Swing vs. Load Resistance

11139-135




Figure 34. Output Voltage Swing vs. Output Current

11138-136




Figure 37. Gain Nonlinearity ( $G = 1000$ ),  $R_L = 600\ \Omega$ ,  $V_{OUT} = \pm 10\ V$

11138-072




Figure 35. Gain Nonlinearity ( $G = 1$ ),  $R_L = 10\ k\Omega$ ,  $2\ k\Omega$

11138-035




Figure 38. Gain Nonlinearity ( $G = 1000$ ),  $R_L = 600\ \Omega$ ,  $V_{OUT} = \pm 5\ V$

11138-073




Figure 36. Gain Nonlinearity ( $G = 1$ ),  $R_L = 600\ \Omega$

11138-036




Figure 39. RTI Voltage Noise Spectral Density vs. Frequency

11138-037




Figure 40. 0.1 Hz to 10 Hz RTI Voltage Noise ( $G = 1$ ,  $G = 1000$ )




Figure 43. Large Signal Frequency Response




Figure 41. Current Noise Spectral Density vs. Frequency




Figure 44. Large Signal Pulse Response and Settling Time ( $G = 1$ ), 10 V Step,  $V_S = \pm 15 V$ ,  $R_L = 2 k\Omega$ ,  $C_L = 100 pF$




Figure 42. 0.1 Hz to 10 Hz Current Noise




Figure 45. Large Signal Pulse Response and Settling Time ( $G = 10$ ), 10 V Step,  $V_S = \pm 15 V$ ,  $R_L = 2 k\Omega$ ,  $C_L = 100 pF$




Figure 46. Large Signal Pulse Response and Settling Time ( $G = 100$ ), 10 V Step,  $V_S = \pm 15$  V,  $R_L = 2$  k $\Omega$ ,  $C_L = 100$  pF




Figure 49. Small Signal Pulse Response ( $G = 1$ ),  $R_L = 600$   $\Omega$ ,  $C_L = 100$  pF




Figure 47. Large Signal Pulse Response and Settling Time ( $G = 1000$ ), 10 V Step,  $V_S = \pm 15$  V,  $R_L = 2$  k $\Omega$ ,  $C_L = 100$  pF




Figure 50. Small Signal Pulse Response ( $G = 10$ ),  $R_L = 600$   $\Omega$ ,  $C_L = 100$  pF




Figure 48. Settling Time vs. Step Size ( $G = 1$ ),  $R_L = 2$  k $\Omega$ ,  $C_L = 100$  pF




Figure 51. Small Signal Pulse Response ( $G = 100$ ),  $R_L = 600$   $\Omega$ ,  $C_L = 100$  pF




Figure 52. Small Signal Pulse Response ( $G = 1000$ ),  $R_L = 600\ \Omega$ ,  $C_L = 100\ \text{pF}$




Figure 55. Third Harmonic Distortion vs. Frequency ( $G = 1$ )




Figure 53. Small Signal Response with Various Capacitive Loads ( $G = 1$ ),  $R_L = \text{Infinity}$




Figure 56. Second Harmonic Distortion vs. Frequency ( $G = 1000$ )




Figure 54. Second Harmonic Distortion vs. Frequency ( $G = 1$ )




Figure 57. Third Harmonic Distortion vs. Frequency ( $G = 1000$ )





Figure 58. THD vs. Frequency

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA  
 Figure 59. 8-Lead Mini Small Outline Package [MSOP]  
 (RM-8)

Dimensions shown in millimeters

10/07/2009B

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
AD8421TRMZ-EP	-55°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	Y4T
AD8421TRMZ-EP-R7	-55°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	Y4T

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**

## A.3 AD8606



# Precision, Low Noise, CMOS, Rail-to-Rail, Input/Output Operational Amplifiers

Data Sheet

AD8605/AD8606/AD8608

### FEATURES

- Low offset voltage: 65  $\mu\text{V}$  maximum
- Low input bias currents: 1 pA maximum
- Low noise: 8 nV/ $\sqrt{\text{Hz}}$
- Wide bandwidth: 10 MHz
- High open-loop gain: 1000 V/mV
- Unity gain stable
- Single-supply operation: 2.7 V to 5.5 V
- 5-ball WLCSP for single (AD8605) and 8-ball WLCSP for dual (AD8606)

### APPLICATIONS

- Photodiode amplification
- Battery-powered instrumentation
- Multipole filters
- Sensors
- Barcode scanners
- Audio

### GENERAL DESCRIPTION

The AD8605, AD8606, and AD8608<sup>1</sup> are single, dual, and quad rail-to-rail input and output, single-supply amplifiers. They feature very low offset voltage, low input voltage and current noise, and wide signal bandwidth. They use the Analog Devices, Inc. patented DigTrim<sup>®</sup> trimming technique, which achieves superior precision without laser trimming.

The combination of low offsets, low noise, very low input bias currents, and high speed makes these amplifiers useful in a wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the combination of performance features. Audio and other ac applications benefit from the wide bandwidth and low distortion. Applications for these amplifiers include optical control loops, portable and loop-powered instrumentation, and audio amplification for portable devices.

The AD8605, AD8606, and AD8608 are specified over the extended industrial temperature range ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ). The AD8605 single is available in 5-lead SOT-23 and 5-ball WLCSP packages. The AD8606 dual is available in an 8-lead MSOP, an 8-ball WLCSP, and a narrow SOIC surface-mounted package. The AD8608 quad is available in a 14-lead TSSOP package and a narrow 14-lead SOIC package. The 5-ball and 8-ball WLCSP offer the smallest available footprint for any surface-mounted operational amplifier. The WLCSP, SOT-23, MSOP, and TSSOP versions are available in tape-and-reel only.

<sup>1</sup> Protected by U.S. Patent No. 5,969,657.

Rev. N [Document Feedback](#)  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### PIN CONFIGURATIONS




Figure 1. 5-Lead SOT-23 (RJ Suffix)




Figure 2. 8-Ball WLCSP (CB Suffix)




Figure 3. 5-Ball WLCSP (CB Suffix)




Figure 4. 14-Lead SOIC\_N (R Suffix)




Figure 5. 8-Lead MSOP (RM Suffix), 8-Lead SOIC\_N (R Suffix)




Figure 6. 14-Lead TSSOP (RU Suffix)

**TABLE OF CONTENTS**

Features .....	1	THD + Noise.....	16
Applications .....	1	Total Noise Including Source Resistors.....	17
General Description .....	1	Channel Separation.....	17
Pin Configurations .....	1	Capacitive Load Drive .....	17
Revision History .....	3	Light Sensitivity .....	18
5 V Electrical Specifications .....	4	WLCSP Assembly Considerations.....	18
2.7 V Electrical Specifications.....	6	I-V Conversion Applications .....	19
Absolute Maximum Ratings.....	8	Photodiode Preamplifier Applications.....	19
ESD Caution.....	8	Audio and PDA Applications .....	19
Typical Performance Characteristics .....	9	Instrumentation Amplifiers.....	20
Applications Information .....	16	DAC Conversion .....	20
Output Phase Reversal.....	16	Outline Dimensions .....	21
Maximum Power Dissipation .....	16	Ordering Guide .....	24
Input Overvoltage Protection .....	16		

**REVISION HISTORY**

<b>4/13—Rev. M to Rev. N</b>	
Changes to Input Overvoltage Section and THD + Noise Section .....	16
Changes to Total Noise Including Source Resistors Section.....	17
Updated Outline Dimensions.....	24
<b>2/13—Rev. L to Rev. M</b>	
Updated Outline Dimensions.....	21
Changes to Ordering Guide.....	24
<b>2/12—Rev. K to Rev. L</b>	
Changed Functional Block Diagrams Section to Pin Configuration Section .....	1
Changes to Figure 11 .....	9
Added Figure 33 .....	13
<b>8/11—Rev. J to Rev. K</b>	
Changes to Figure 20 .....	2
Updated Outline Dimensions.....	20
Changes to Ordering Guide.....	23
<b>8/10—Rev. I to Rev. J</b>	
Changes to Figure 10 and Figure 11 .....	9
Changes to Figure 15 .....	10
Changes to Figure 36 .....	13
Changes to Figure 42 .....	14
Updated Outline Dimensions.....	20
Changes to Ordering Guide.....	23
<b>9/08—Rev. H to Rev. I</b>	
Changes to Input Overvoltage Protection Section .....	15
Changes to Ordering Guide.....	22
<b>2/08—Rev. G to Rev. H</b>	
Changes to Features .....	1
Changes to Table 1 .....	4
Changes to Table 2 .....	6
Changes to Figure 11 .....	9
Changes to Figure 13, Figure 14, and Figure 16 Captions ....	10
Changes to Figure 15, Figure 17, and Figure 18.....	10
Changes to Figure 34 and Figure 35 Captions.....	13
Changes to Figure 36 .....	13
Changes to Figure 37 Caption .....	14
Changes to Figure 38 and Figure 41 .....	14
Changes to Figure 45 .....	15
Changes to Audio and PDA Applications Section.....	18
Changes to Figure 52 .....	18
Changes to Ordering Guide.....	22
<b>10/07—Rev. F to Rev. G</b>	
Changes to Figure 2.....	1
Updated Outline Dimensions.....	20
<b>8/07—Rev. E to Rev. F</b>	
Added 8-Ball WLCSP Package.....	Universal
Changes to Features .....	1
Changes to Table 1 .....	3
Changes to Table 2 .....	5
Changes to Table 4 .....	7
Updated Outline Dimensions.....	19
Changes to Ordering Guide.....	21
<b>1/06—Rev. D to Rev. E</b>	
Changes to Table 1 .....	3
Changes to Table 2 .....	5
Changes to Table 4 .....	6
Changes to Figure 12 Caption .....	8
Changes to Figure 26 and Figure 27 Captions .....	11
Changes to Figure 33 Caption .....	12
Changes to Figure 44 .....	14
Updated Outline Dimensions.....	19
Changes to Ordering Guide.....	20
<b>5/04—Rev. C to Rev. D</b>	
Updated Format .....	Universal
Edit to Light Sensitivity Section .....	16
Updated Outline Dimensions.....	19
Changes to Ordering Guide.....	20
<b>7/03—Rev. B to Rev. C</b>	
Changes to Features .....	1
Change to General Description.....	1
Addition to Functional Block Diagrams.....	1
Addition to Absolute Maximum Ratings.....	4
Addition to Ordering Guide .....	4
Change to Equation in Maximum Power Dissipation Section .....	11
Added Light Sensitivity Section .....	12
Added New Figure 8; Renumbered Subsequently .....	13
Added New MicroCSP Assembly Considerations Section....	13
Changes to Figure 9 .....	13
Change to Equation in Photodiode Preamplifier Applications Section .....	13
Changes to Figure 12 .....	14
Change to Equation in D/A Conversion Section.....	14
Updated Outline Dimensions .....	15
<b>3/03—Rev. A to Rev. B</b>	
Changes to Functional Block Diagram .....	1
Changes to Absolute Maximum Ratings.....	4
Changes to Ordering Guide .....	4
Changes to Figure 9 .....	13
Updated Outline Dimensions.....	15
<b>11/02—Rev. 0 to Rev. A</b>	
Change to Electrical Characteristics.....	2
Changes to Absolute Maximum Ratings.....	4
Changes to Ordering Guide .....	4
Change to TPC 6 .....	5
Updated Outline Dimensions.....	15
<b>5/02—Revision 0: Initial Version</b>	

## 5 V ELECTRICAL SPECIFICATIONS

$V_S = 5\text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$					
AD8605/AD8606 (Except WLCSP)		$V_S = 3.5\text{ V}$ , $V_{CM} = 3\text{ V}$		20	65	$\mu\text{V}$
AD8608		$V_S = 3.5\text{ V}$ , $V_{CM} = 2.7\text{ V}$		20	75	$\mu\text{V}$
AD8605/AD8606/AD8608		$V_S = 5\text{ V}$ , $V_{CM} = 0\text{ V to }5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		80	300	$\mu\text{V}$
Input Bias Current	$I_B$			0.2	1	$\text{pA}$
AD8605/AD8606		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			50	$\text{pA}$
AD8605/AD8606		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			250	$\text{pA}$
AD8608		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			100	$\text{pA}$
AD8608		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			300	$\text{pA}$
Input Offset Current	$I_{OS}$			0.1	0.5	$\text{pA}$
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			20	$\text{pA}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			75	$\text{pA}$
Input Voltage Range			0		5	$\text{V}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to }5\text{ V}$	85	100		$\text{dB}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	75	90		$\text{dB}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2\text{ k}\Omega$ , $V_O = 0.5\text{ V to }4.5\text{ V}$	300	1000		$\text{V/mV}$
Offset Voltage Drift						
AD8605/AD8606	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	4.5	$\mu\text{V}/^\circ\text{C}$
AD8608	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	6.0	$\mu\text{V}/^\circ\text{C}$
INPUT CAPACITANCE						
Common-Mode Input Capacitance	$C_{COM}$			8.8		$\text{pF}$
Differential Input Capacitance	$C_{DIFF}$			2.6		$\text{pF}$
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$	4.96	4.98		$\text{V}$
		$I_L = 10\text{ mA}$	4.7	4.79		$\text{V}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.6			$\text{V}$
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$		20	40	$\text{mV}$
		$I_L = 10\text{ mA}$		170	210	$\text{mV}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			290	$\text{mV}$
Output Current	$I_{OUT}$			$\pm 80$		$\text{mA}$
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ MHz}$ , $A_V = 1$		1		$\Omega$
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR					
AD8605/AD8606		$V_S = 2.7\text{ V to }5.5\text{ V}$	80	95		$\text{dB}$
AD8605/AD8606 WLCSP		$V_S = 2.7\text{ V to }5.5\text{ V}$	75	92		$\text{dB}$
AD8608		$V_S = 2.7\text{ V to }5.5\text{ V}$	77	92		$\text{dB}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	70	90		$\text{dB}$
Supply Current/Amplifier	$I_{SY}$	$I_{OUT} = 0\text{ mA}$		1	1.2	$\text{mA}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			1.4	$\text{mA}$
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$ , $C_L = 16\text{ pF}$		5		$\text{V}/\mu\text{s}$
Settling Time	$t_S$	To 0.01%, 0 V to 2 V step, $A_V = 1$		<1		$\mu\text{s}$
Unity Gain Bandwidth Product	GBP			10		$\text{MHz}$
Phase Margin	$\Phi_M$			65		Degrees

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_n$ p-p	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$		2.3	3.5	$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1 \text{ kHz}$		8	12	$\text{nV}/\sqrt{\text{Hz}}$
	$e_n$	$f = 10 \text{ kHz}$		6.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1 \text{ kHz}$		0.01		$\text{pA}/\sqrt{\text{Hz}}$

## 2.7 V ELECTRICAL SPECIFICATIONS

$V_S = 2.7\text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage	$V_{OS}$					
AD8605/AD8606 (Except WLCSP)		$V_S = 3.5\text{ V}$ , $V_{CM} = 3\text{ V}$		20	65	$\mu\text{V}$
AD8608		$V_S = 3.5\text{ V}$ , $V_{CM} = 2.7\text{ V}$		20	75	$\mu\text{V}$
AD8605/AD8606/AD8608		$V_S = 2.7\text{ V}$ , $V_{CM} = 0\text{ V to }2.7\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		80	300	$\mu\text{V}$
Input Bias Current	$I_B$			0.2	1	$\text{pA}$
AD8605/AD8606		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			50	$\text{pA}$
AD8605/AD8606		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			250	$\text{pA}$
AD8608		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			100	$\text{pA}$
AD8608		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			300	$\text{pA}$
Input Offset Current	$I_{OS}$			0.1	0.5	$\text{pA}$
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			20	$\text{pA}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			75	$\text{pA}$
Input Voltage Range			0		2.7	$\text{V}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to }2.7\text{ V}$	80	95		$\text{dB}$
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	70	85		$\text{dB}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2\text{ k}\Omega$ , $V_O = 0.5\text{ V to }2.2\text{ V}$	110	350		$\text{V/mV}$
Offset Voltage Drift						
AD8605/AD8606	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	4.5	$\mu\text{V}/^\circ\text{C}$
AD8608	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.5	6.0	$\mu\text{V}/^\circ\text{C}$
<b>INPUT CAPACITANCE</b>						
Common-Mode Input Capacitance	$C_{COM}$			8.8		$\text{pF}$
Differential Input Capacitance	$C_{DIFF}$			2.6		$\text{pF}$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.6	2.66		$\text{V}$
Output Voltage Low	$V_{OL}$	$I_L = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	2.6	25	40	$\text{mV}$
Output Current	$I_{OUT}$			$\pm 30$	50	$\text{mA}$
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ MHz}$ , $A_V = 1$		1.2		$\Omega$
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR					
AD8605/AD8606		$V_S = 2.7\text{ V to }5.5\text{ V}$	80	95		$\text{dB}$
AD8605/AD8606 WLCSP		$V_S = 2.7\text{ V to }5.5\text{ V}$	75	92		$\text{dB}$
AD8608		$V_S = 2.7\text{ V to }5.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	77	92		$\text{dB}$
Supply Current/Amplifier	$I_{SY}$	$I_{OUT} = 0\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1.15	1.4	$\text{mA}$
					1.5	$\text{mA}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$ , $C_L = 16\text{ pF}$		5		$\text{V}/\mu\text{s}$
Settling Time	$t_S$	To 0.01%, 0 V to 1 V step, $A_V = 1$		<0.5		$\mu\text{s}$
Unity Gain Bandwidth Product	GBP			9		$\text{MHz}$
Phase Margin	$\Phi_M$			50		Degrees

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_n$ p-p	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$		2.3	3.5	$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1 \text{ kHz}$		8	12	$\text{nV}/\sqrt{\text{Hz}}$
	$e_n$	$f = 10 \text{ kHz}$		6.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1 \text{ kHz}$		0.01		$\text{pA}/\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	GND to $V_S$
Differential Input Voltage	6 V
Output Short-Circuit Duration to GND	Observe Derating Curves
Storage Temperature Range	
All Packages	-65°C to +150°C
Operating Temperature Range	
All Packages	-40°C to +125°C
Junction Temperature Range	
All Packages	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4.

Package Type	$\theta_{JA}$ <sup>1</sup>	$\theta_{JC}$	Unit
5-Ball WLCSP (CB)	170		°C/W
5-Lead SOT-23 (RJ)	240	92	°C/W
8-Ball WLCSP (CB)	115		°C/W
8-Lead MSOP (RM)	206	44	°C/W
8-Lead SOIC_N (R)	157	56	°C/W
14-Lead SOIC_N (R)	105	36	°C/W
14-Lead TSSOP (RU)	148	23	°C/W

<sup>1</sup>  $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Input Offset Voltage Distribution




Figure 10. Input Offset Voltage vs. Common-Mode Voltage (200 Units, 5 Wafer Lots, Including Process Skews)




Figure 8. AD8608 Input Offset Voltage Drift Distribution




Figure 11. Input Bias Current vs. Temperature




Figure 9. AD8605/AD8606 Input Offset Voltage Drift Distribution




Figure 12. Output Saturation Voltage vs. Load Current




Figure 13. Output Voltage Swing High vs. Temperature




Figure 16. Closed-Loop Output Voltage Swing (FPBW)




Figure 14. Output Voltage Swing Low vs. Temperature




Figure 17. Output Impedance vs. Frequency




Figure 15. Open-Loop Gain and Phase vs. Frequency




Figure 18. Common-Mode Rejection Ratio (CMRR) vs. Frequency




Figure 19. PSRR vs. Frequency




Figure 22. Supply Current/Amplifier vs. Supply Voltage




Figure 20. Small Signal Overshoot vs. Load Capacitance




Figure 23. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 21. Supply Current/Amplifier vs. Temperature




Figure 24. Small Signal Transient Response




Figure 25. Large Signal Transient Response




Figure 28. Voltage Noise Density vs. Frequency




Figure 26. Positive Overload Recovery




Figure 29. Voltage Noise Density vs. Frequency




Figure 27. Negative Overload Recovery




Figure 30. Voltage Noise Density vs. Frequency




Figure 31. Input Offset Voltage Distribution




Figure 32. Input Offset Voltage vs. Common-Mode Voltage (200 Units, 5 Wafer Lots, Including Process Skews)




Figure 33. Input Bias Current vs. Temperature




Figure 34. Output Saturation Voltage vs. Load Current




Figure 35. Output Voltage Swing High vs. Temperature




Figure 36. Output Voltage Swing Low vs. Temperature




Figure 37. Open-Loop Gain and Phase vs. Frequency




Figure 40. Small Signal Overshoot vs. Load Capacitance




Figure 38. Closed-Loop Output Voltage Swing vs. Frequency (FPBW)




Figure 41. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 39. Output Impedance vs. Frequency




Figure 42. Small Signal Transient Response




Figure 43. Large Signal Transient Response

## APPLICATIONS INFORMATION

### OUTPUT PHASE REVERSAL

Phase reversal is defined as a change in polarity at the output of the amplifier when a voltage that exceeds the maximum input common-mode voltage drives the input.

Phase reversal can cause permanent damage to the amplifier; it can also cause system lockups in feedback loops. The AD8605 does not exhibit phase reversal even for inputs exceeding the supply voltage by more than 2 V.

### MAXIMUM POWER DISSIPATION

Power dissipated in an IC causes the die temperature to increase, which can affect the behavior of the IC and the application circuit performance.

The absolute maximum junction temperature of the AD8605/AD8606/AD8608 is 150°C. Exceeding this temperature could damage or destroy the device.

The maximum power dissipation of the amplifier is calculated according to

$$P_{DISS} = \frac{T_J - T_A}{\theta_{JA}}$$

where:

$T_J$  is the junction temperature.

$T_A$  is the ambient temperature.

$\theta_{JA}$  is the junction-to-ambient thermal resistance.

Figure 45 compares the maximum power dissipation with temperature for the various AD860x family packages.

### INPUT OVERVOLTAGE PROTECTION

The AD860x has internal protective circuitry. However, if the voltage applied at either input exceeds the supplies by more than 0.5 V, external resistors should be placed in series with the inputs. The resistor values can be determined by

$$\frac{V_{IN} - V_S}{R_S} \leq 5 \text{ mA}$$

The remarkable low input offset current of the AD860x (<1 pA) allows the use of larger value resistors. With a 10 kΩ resistor at the input, the output voltage has less than 10 nV of error voltage. A 10 kΩ resistor has less than 13 nV/√Hz of thermal noise at room temperature.

### THD + NOISE

Total harmonic distortion is the ratio of the input signal in V rms to the total harmonics in V rms throughout the spectrum. Harmonic distortion adds errors to precision measurements and adds unpleasant sonic artifacts to audio systems.

The AD860x has a low total harmonic distortion. Figure 46 shows that the AD8605 has less than 0.005% or -86 dB of THD + N over the entire audio frequency range. The AD8605 is configured in positive unity gain, which is the worst case, and with a load of 10 kΩ.




Figure 44. No Phase Reversal




Figure 45. Maximum Power Dissipation vs. Ambient Temperature




Figure 46. THD + Noise vs. Frequency

**TOTAL NOISE INCLUDING SOURCE RESISTORS**

The low input current noise and input bias current of the AD860x make it the ideal amplifier for circuits with substantial input source resistance, such as photodiodes. Input offset voltage increases by less than 0.5 nV per 1 kΩ of source resistance at room temperature and increases to 10 nV at 85°C. The total noise density of the circuit is

$$e_{n,TOTAL} = \sqrt{e_n^2 + (i_n R_S)^2 + 4kTR_S}$$

where:

- $e_n$  is the input voltage noise density of the AD860x.
- $i_n$  is the input current noise density of the AD860x.
- $R_S$  is the source resistance at the noninverting terminal.
- $k$  is Boltzmann's constant ( $1.38 \times 10^{-23}$  J/K).
- $T$  is the ambient temperature in Kelvin ( $T = 273 + ^\circ\text{C}$ ).

For example, with  $R_S = 10$  kΩ, the total voltage noise density is roughly  $15$  nV/ $\sqrt{\text{Hz}}$ .

For  $R_S < 3.9$  kΩ,  $e_n$  dominates and  $e_{n,TOTAL} \approx e_n$ .

The current noise of the AD860x is so low that its total density does not become a significant term unless  $R_S$  is greater than  $6$  MΩ.

The total equivalent rms noise over a specific bandwidth is expressed as

$$E_n = (e_{n,TOTAL}) \sqrt{BW}$$

where  $BW$  is the bandwidth in hertz.

Note that the previous analysis is valid for frequencies greater than 100 Hz and assumes relatively flat noise, above 10 kHz. For lower frequencies, flicker noise ( $1/f$ ) must be considered.

**CHANNEL SEPARATION**

Channel separation, or inverse crosstalk, is a measure of the signal feed from one amplifier (channel) to another on the same IC.

The AD8606 has a channel separation of greater than  $-160$  dB up to frequencies of 1 MHz, allowing the two amplifiers to amplify ac signals independently in most applications.

**CAPACITIVE LOAD DRIVE**

The AD860x can drive large capacitive loads without oscillation. Figure 48 shows the output of the AD8606 in response to a 200 mV input signal. In this case, the amplifier is configured in positive unity gain, worst case for stability, while driving a 1000 pF load at its output. Driving larger capacitive loads in unity gain can require the use of additional circuitry.

A snubber network, shown in Figure 49, helps reduce the signal overshoot to a minimum and maintain stability. Although this circuit does not recover the loss of bandwidth induced by large capacitive loads, it greatly reduces the overshoot and ringing. This method does not reduce the maximum output swing of the amplifier.




Figure 47. Channel Separation vs. Frequency




Figure 48. AD8606 Capacitive Load Drive Without Snubber




Figure 49. Snubber Network Configuration

Figure 50 shows a scope of the output at the snubber circuit. The overshoot is reduced from over 70% to less than 5%, and the ringing is eliminated by the snubber. Optimum values for  $R_s$  and  $C_s$  are determined experimentally.




Figure 50. Capacitive Load Drive with Snubber

Table 5 summarizes a few optimum values for capacitive loads.

Table 5.

$C_L$ (pF)	$R_S$ ( $\Omega$ )	$C_S$ (pF)
500	100	1000
1000	70	1000
2000	60	800

An alternate technique is to insert a series resistor inside the feedback loop at the output of the amplifier. Typically, the value of this resistor is approximately 100  $\Omega$ . This method also reduces overshoot and ringing but causes a reduction in the maximum output swing.

**LIGHT SENSITIVITY**

The AD8605ACB (WLCSP package option) is essentially a silicon die with additional postfabrication dielectric and intermetallic processing designed to contact solder bumps on the active side of the chip. With this package type, the die is exposed to ambient light and is subject to photoelectric effects. Light sensitivity analysis of the AD8605ACB mounted on standard PCB material reveals that only the input bias current ( $I_B$ ) parameter is impacted when the package is illuminated directly by high intensity light. No degradation in electrical performance is observed due to illumination by low intensity ( $0.1 \text{ mW/cm}^2$ ) ambient light. Figure 51 shows that  $I_B$  increases with increasing wavelength and intensity of incident light;  $I_B$  can reach levels as high as 4500 pA at a light intensity of  $3 \text{ mW/cm}^2$  and a wavelength of 850 nm. The light intensities shown in Figure 51 are not normal for most applications, that is, even though direct sunlight can have intensities of  $50 \text{ mW/cm}^2$ , office ambient light can be as low as  $0.1 \text{ mW/cm}^2$ .




Figure 51. AD8605ACB Input Bias Current Response to Direct Illumination of Varying Intensity and Wavelength

When the WLCSP package is assembled on the board with the bump side of the die facing the PCB, reflected light from the PCB surface is incident on active silicon circuit areas and results in the increased  $I_B$ . No performance degradation occurs due to illumination of the backside (substrate) of the AD8605ACB.

The AD8605ACB is particularly sensitive to incident light with wavelengths in the near infrared range (NIR, 700 nm to 1000 nm). Photons in this waveband have a longer wavelength and lower energy than photons in the visible (400 nm to 700 nm) and near ultraviolet (NUV, 200 nm to 400 nm) bands; therefore, they can penetrate more deeply into the active silicon. Incident light with wavelengths greater than 1100 nm has no photoelectric effect on the AD8605ACB because silicon is transparent to wavelengths in this range. The spectral content of conventional light sources varies. Sunlight has a broad spectral range, with peak intensity in the visible band that falls off in the NUV and NIR bands; fluorescent lamps have significant peaks in the visible but not the NUV or NIR bands.

Efforts have been made at a product level to reduce the effect of ambient light; the under bump metal (UBM) has been designed to shield the sensitive circuit areas on the active side (bump side) of the die. However, if an application encounters any light sensitivity with the AD8605ACB, shielding the bump side of the WLCSP package with opaque material should eliminate this effect. Shielding can be accomplished using materials such as silica-filled liquid epoxies that are used in flip-chip underfill techniques.

**WLCSP ASSEMBLY CONSIDERATIONS**

For detailed information on the WLCSP PCB assembly and reliability, see Application Note AN-617, *MicroCSP™ Wafer Level Chip Scale Package*.

## I-V CONVERSION APPLICATIONS

### PHOTODIODE PREAMPLIFIER APPLICATIONS

The low offset voltage and input current of the AD8605 make it an excellent choice for photodiode applications. In addition, the low voltage and current noise make the amplifier ideal for application circuits with high sensitivity.




Figure 52. Equivalent Circuit for Photodiode Preamp

The input bias current of the amplifier contributes an error term that is proportional to the value of  $R_F$ .

The offset voltage causes a dark current induced by the shunt resistance of the Diode  $R_D$ . These error terms are combined at the output of the amplifier. The error voltage is written as

$$E_O = V_{OS} \left( 1 + \frac{R_F}{R_D} \right) + R_F I_B$$

Typically,  $R_F$  is smaller than  $R_D$ , thus  $R_F/R_D$  can be ignored.

At room temperature, the AD8605 has an input bias current of 0.2 pA and an offset voltage of 100  $\mu$ V. Typical values of  $R_D$  are in the range of 1 G $\Omega$ .

For the circuit shown in Figure 52, the output error voltage is approximately 100  $\mu$ V at room temperature, increasing to about 1 mV at 85°C.

The maximum achievable signal bandwidth is

$$f_{MAX} = \sqrt{\frac{f_i}{2\pi R_F C_F}}$$

where  $f_i$  is the unity gain frequency of the amplifier.

### AUDIO AND PDA APPLICATIONS

The low distortion and wide dynamic range of the AD860x make it a great choice for audio and PDA applications, including microphone amplification and line output buffering.

Figure 53 shows a typical application circuit for headphone/line-out amplification.

$R_1$  and  $R_2$  are used to bias the input voltage at half the supply, which maximizes the signal bandwidth range.  $C_1$  and  $C_2$  are used to ac couple the input signal.  $C_1$ ,  $R_1$ , and  $R_2$  form a high-pass filter whose corner frequency is  $1/[2\pi(R_1||R_2)C_1]$ .

The high output current of the AD8606 allows it to drive heavy resistive loads.

The circuit in Figure 53 is tested to drive a 16  $\Omega$  headphone. The THD + N is maintained at approximately -60 dB throughout the audio range.




Figure 53. Single-Supply Headphone/Speaker Amplifier

**INSTRUMENTATION AMPLIFIERS**

The low offset voltage and low noise of the AD8605 make it an ideal amplifier for instrumentation applications.

Difference amplifiers are widely used in high accuracy circuits to improve the common-mode rejection ratio. Figure 54 shows a simple difference amplifier. Figure 55 shows the common-mode rejection for a unity gain configuration and for a gain of 10.

Making  $(R4/R3) = (R2/R1)$  and choosing 0.01% tolerance yields a CMRR of 74 dB and minimizes the gain error at the output.




Figure 54. Difference Amplifier,  $A_v = 10$




Figure 55. Difference Amplifier CMRR vs. Frequency

**DAC CONVERSION**

The low input bias current and offset voltage of the AD8605 make it an excellent choice for buffering the output of a current output DAC.

Figure 56 shows a typical implementation of the AD8605 at the output of a 12-bit DAC.

The DAC8143 output current is converted to a voltage by the feedback resistor. The equivalent resistance at the output of the DAC varies with the input code, as does the output capacitance.




Figure 56. Simplified Circuit of the DAC8143 with AD8605 Output Buffer

To optimize the performance of the DAC, insert a capacitor in the feedback loop of the AD8605 to compensate the amplifier for the pole introduced by the output capacitance of the DAC. Typical values for  $C_F$  range from 10 pF to 30 pF; it can be adjusted for the best frequency response. The total error at the output of the op amp can be computed by

$$E_o = V_{OS} \left( 1 + \frac{R_F}{Req} \right)$$

where  $Req$  is the equivalent resistance seen at the output of the DAC. As previously mentioned,  $Req$  is code dependent and varies with the input. A typical value for  $Req$  is 15 kΩ. Choosing a feedback resistor of 10 kΩ yields an error of less than 200 μV.

Figure 57 shows the implementation of a dual-stage buffer at the output of a DAC. The first stage is used as a buffer. Capacitor  $C_1$  with  $Req$  creates a low-pass filter, and thus, provides phase lead to compensate for frequency response. The second stage of the AD8606 is used to provide voltage gain at the output of the buffer.

Grounding the positive input terminals in both stages reduces errors due to the common-mode output voltage. Choosing  $R_1$ ,  $R_2$ , and  $R_3$  to match within 0.01% yields a CMRR of 74 dB and maintains minimum gain error in the circuit.




Figure 57. Bipolar Operation

OUTLINE DIMENSIONS





Figure 58. 5-Ball Wafer Level Chip Scale Package [WLCSP] (CB-5-1)  
Dimensions shown in millimeters

02-14-2014



COMPLIANT TO JEDEC STANDARDS MO-178-AA  
Figure 59. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)  
Dimensions shown in millimeters

11-01-2004-A







Figure 62. 8-Ball Wafer Level Chip Scale Package [WLCSP] (CB-8-1)  
Dimensions shown in millimeters


06-10-2012-A



COMPLIANT TO JEDEC STANDARDS MS-012-AB  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 63. 14-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-14)  
Dimensions shown in millimeters and (inches)

06-10-2012-A



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1  
 Figure 64. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14)  
 Dimensions shown in millimeters and (inches)

**ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
AD8605ACBZ-REEL	-40°C to +125°C	5-Ball WLCSP	CB-5-1	A1J
AD8605ACBZ-REEL7	-40°C to +125°C	5-Ball WLCSP	CB-5-1	A1J
AD8605ART-REEL	-40°C to +125°C	5-Lead SOT-23	RJ-5	B3A
AD8605ARTZ-R2	-40°C to +125°C	5-Lead SOT-23	RJ-5	B3A#
AD8605ARTZ-REEL	-40°C to +125°C	5-Lead SOT-23	RJ-5	B3A#
AD8605ARTZ-REEL7	-40°C to +125°C	5-Lead SOT-23	RJ-5	B3A#
AD8606ARM-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	B6A
AD8606ARMZ-R7	-40°C to +125°C	8-Lead MSOP	RM-8	B6A#
AD8606ARMZ-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	B6A#
AD8606AR	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8606AR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8606AR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8606ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8606ARZ-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8606ARZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8606ACBZ-REEL7	-40°C to +125°C	8-Ball WLCSP	CB-8-1	B6A#
AD8608ARZ	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8608ARZ-REEL	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8608ARZ-REEL7	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8608ARUZ	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8608ARUZ-REEL	-40°C to +125°C	14-Lead TSSOP	RU-14	

<sup>1</sup> Z = RoHS Compliant Part, # denotes RoHS compliant product (except for CB-5-1) may be top or bottom marked.

# B Codes

## B.1 Atmega328p Code

C:\Users\Tyler\Documents\fafafddfaafnew.pdf

Saturday, March 19, 2016 10:13 PM

```
#include "Wire.h"
#include "SoftwareSerial.h"
//Register locations
#define SLAVEADDR 0x0D
#define ADDRPTR 0xB0
#define STARTFREQ_R1 0x82
#define STARTFREQ_R2 0x83
#define STARTFREQ_R3 0x84
#define FREGINCRE_R1 0x85
#define FREGINCRE_R2 0x86
#define FREGINCRE_R3 0x87
#define NUMINCRE_R1 0x88
#define NUMINCRE_R2 0x89
#define NUMSCYCLES_R1 0x8A
#define NUMSCYCLES_R2 0x8B
#define REDATA_R1 0x94
#define REDATA_R2 0x95
#define IMGDATA_R1 0x96
#define IMGDATA_R2 0x97
#define TEMPR1 0x92
#define TEMPR2 0x93
#define CTRLREG 0x80
#define CTRLREG2 0x81
#define STATUSREG 0x8F
const float MCLK = 16.776*pow(10,6); // AD5933 Internal Clock Speed 16.776 MHz
const float startFreq = 5*pow(10,3); // Set start freq, < 100Khz
const float increfreq = 1*pow(10,3); // Set freq increment
const int increnum = 95; // Set number of increments; < 511
SoftwareSerial Bluetooth(10, 11); // RX, TX
char state;
int count=0;
void setup() {
  Wire.begin();
  Bluetooth.begin(9600);
  //nop - clear ctrl-reg
  writeData(CTRLREG,0x01);
  //reset ctrl register
  writeData(CTRLREG2,0x10);
  programReg();
}
void loop(){
  /////Programming Device Registers/////
  programReg();
  //run sweep
  runSweep();
  //wait 1000 before restarting
  delay(1000);
}
void programReg(){
  // Set Range 1, PGA gain 1
  writeData(CTRLREG,0x01);
  // Set settling cycles
  writeData(NUMSCYCLES_R1, 0x07);
```

```

writeData(NUMSCYCLES_R2, 0xFF);
// Start frequency of 5kHz
writeData(STARTFREQ_R1, getFrequency(startfreq,1));
writeData(STARTFREQ_R2, getFrequency(startfreq,2));
writeData(STARTFREQ_R3, getFrequency(startfreq,3));
// Increment by 1 kHz
writeData(FREGINCRE_R1, getFrequency(increfreq,1));
writeData(FREGINCRE_R2, getFrequency(increfreq,2));
writeData(FREGINCRE_R3, getFrequency(increfreq,3));
// Points in frequency sweep (95), max 511
writeData(NUMINCRE_R1, (increnum & 0x001F00)>>0x08 );
writeData(NUMINCRE_R2, (increnum & 0x0000FF));
}
void runSweep() {
short re;
short img;
double freq;
double mag;
double phase;
double sys_phase;
double gain;
double impedance;
int i=0;
programReg();
// 1. Standby '10110000' Mask D8-10 of avoid tampering with gains
writeData(CTRLREG, (readData(CTRLREG) & 0x07) | 0xB0);
// 2. Initialize sweep
writeData(CTRLREG, (readData(CTRLREG) & 0x07) | 0x10);
// 3. Start sweep
writeData(CTRLREG, (readData(CTRLREG) & 0x07) | 0x20);
while((readData(STATUSREG) & 0x07) < 4 ) { // Check that status reg != 4, sweep not complete
delay(100); // delay between measurements
//reads imaginary and real data
int flag = readData(STATUSREG) & 2;
if (flag==2) {
byte R1 = readData(REDATA_R1);
byte R2 = readData(REDATA_R2);
re = (R1 << 8) | R2;
R1 = readData(IMGDATA_R1);
R2 = readData(IMGDATA_R2);
img = (R1 << 8) | R2;
freq = startfreq + i*increfreq;
//save real and imaginary to seperate double variables to ensure correct transmission
with matlab code
mag=re;
phase=img;
//print Freq,Real and Imaginary
if(freq/1000==5){
Bluetooth.println('*');
}
Bluetooth.println(freq/1000);
Bluetooth.println(mag);
Bluetooth.println(phase);
}
}
}

```

```
//Increment frequency
if((readData(STATUSREG) & 0x07) < 4 ){
    writeData(CTRLREG,(readData(CTRLREG) & 0x07) | 0x30);
    i++;
}

}
}
writeData(CTRLREG,(readData(CTRLREG) & 0x07) | 0xA0);
}
void writeData(int addr, int data) {
Wire.beginTransmission(SLAVEADDR);
Wire.write(addr);
Wire.write(data);
Wire.endTransmission();
delay(1);
}
int readData(int addr){
    int data;
    Wire.beginTransmission(SLAVEADDR);
    Wire.write(ADDRPTR);
    Wire.write(addr);
    Wire.endTransmission();
    delay(1);
    Wire.requestFrom(SLAVEADDR,1);
    if (Wire.available() >= 1){
        data = Wire.read();
    }
    else {
        data = -1;
    }
    delay(1);
    return data;
}
byte getFrequency(float freq, int n){
    long val = long((freq/(MCLK/4)) * pow(2,27));
    byte code;
    switch (n) {
        case 1:
            code = (val & 0xFF0000) >> 0x10;
            break;
        case 2:
            code = (val & 0x00FF00) >> 0x08;
            break;
        case 3:
            code = (val & 0x0000FF);
            break;
        default:
            code = 0;
    }
    return code;
}
```

## B.2 MATLAB Code

```
new 3 Saturday, March 19, 2016 10:23 PM
RC=1;%Testing with RC Parallel load 1 for YES ANYTHING ELSE=NO
%TYPE IN YOUR R AND C PARALLEL LOAD VALUES HERE
Rtheo=1980;
Ctheo=5.34E-9;
% Stage Zero - Theoretical
%generates theoretical phase and magnitude of the impedance if not human
%testing
if RC==1
for i=1:96
    format long, ImpTheo(i)=1/(sqrt(((1/Rtheo)^2)+((2*pi*((i+4)*1000)*Ctheo)^2)));
    format long, PhaTheo(i)=(atan(-2*pi*((i+4)*1000)*Ctheo*Rtheo))*360/(2*pi);
end
else
    ImpTheo=0;
    PhaTheo=0;
end
%%
% Stage One - Receiver
% Bluetooth Receiver
% Outputs Received Data converted to Doubles
DATA=Bluetooth_Receive();
%%
%Stage Two - Set up Frame
%Finds Locations of NaN's as Delimiter
%Outputs Data From first to second Nan (One Full Trasission)
DATA3=Seperator(DATA);
%Stage Three - Set up Useful Data
%Takes one Complete Data Set
%Outputs Frequency, Real, and Imaginary Values In Seperate Arrays
[FREQ, REAL, IMAG]=SETUP(DATA3);
%%
%Stage Four - Project Calculations
%Takes Real and Imaginary Data
%Outputs Calculated Phase and Impedance
% if(RC==1)
%     [ImpVar, PhaVar] = Calb(RCalb,Ccalb,REAL,IMAG);
% end
load('905Dtermpha.mat')
load('905Dtermimp.mat')
[Phase, Impedance]=ProjCalc( REAL, IMAG,PhaVar,ImpVar);
%% Graphing
% DESCRIPTIVE TEXT
%Stage Five - Project Plotting
%Takes Phase Impedance and Frequency
%Creates Graphs
ProjGraph(FREQ,Impedance,Phase,ImpTheo,PhaTheo,RC);
%Stage Six - Error Anlysis
%Takes in Phase Impedance and Frequency
%Outputs graphs/Data showing Relationship between Experimental and
%Theoretical
%Shows error analysis and save error data to variables
if RC==1
[Erimp,erpha] =ErrorAN(FREQ,Impedance,Phase,ImpTheo,PhaTheo);
```

```

meanImpedancepercenterror = mean(Erimp);
meanPhasemeanerror = mean(erpha);
[MaxIMPpercenterror, IIMP] = max(Erimp);
[MaxPhaerror, IPha] = max(erpha);
stddevImpedance = std(Erimp);
stddevPhase = std(erpha);
end

function DATA = Bluetooth_Receive()
%Tyler Newman 2016
%Function Prototype
%Receives Bluetooth data from MQP PCB board
%outputs large enough data frame to get all correct values to be decoded
%later
    %b = Bluetooth('HC-06',1);
    b = Bluetooth('MQPLow2',1);
    %Sets up Bluetooth Connection
    %String is name of Bluetooth device
    fopen(b);
    for i= 1:1000;
        y=fscanf(b);
        x(i)=str2double(y);
    end
    %For 1000 iterations saves the data from the HC-06
    %To the array y
    DATA=x;
    fclose(b);
end

function [ DATA3 ] = Seperator( DATA )
%Seperates Data Stream into correct Arrays
%Makes use of Unique Starting Code '*' that is Represented by
%NaN at this point
DATA2=isnan(DATA);
I=find(DATA2==1);
Begin=I(1)+1;
End=I(2)-1;
DATA3=DATA(Begin:End);
end

function [ Freq, Real, Imag ] = SETUP( DATA3 )
%SEPERATES DATA INTO FREQ, IMAGINARY and REAL
for(i=1:96)
    Freq(i)=DATA3(i+2*(i-1));
    Real(i)=DATA3(i+2*(i-1)+1);
    Imag(i)=DATA3(i+2*(i-1)+2);
end
end

function [ Phase, Impedance ] = ProjCalc( Real, Imag, PhaVar, ImpVar)
%Calculates Phase and impedance of unknown source
Impedance=(ImpVar.*sqrt((Real.^2)+(Imag.^2)));
for i=1:3

```

```

    Impedance(i)=Impedance(i)+10.5;
end
for i=14:96
    Impedance(i)=Impedance(i)-10.5;
end
for i=1:96
    if(Real(i)>=0 && Imag(i)>=0)
        Phase(i)=(atan(Real(i)/Imag(i))*180/pi);
    elseif(Real(i)<0 && Imag(i)>=0)
        Phase(i)=(atan(Real(i)/Imag(i))*180/pi)+178;
    elseif(Real(i)<0 && Imag(i)<0)
        Phase(i)=(atan(Real(i)/Imag(i))*180/pi)-2;
    elseif(real(i)>=0 && Imag(i)<0)
        Phase(i)=(atan(Real(i)/Imag(i))*180/pi)-180;
    end
    Phase(i)=Phase(i)-PhaVar(i);
end
end

function [ ] = ProjGraph( FREQ,Impedance,Phase,ImpTheo,PhaTheo, RC)
%UNTITLED2 Summary of this function goes here
% Plots Phase vs frequency
% Impedance vs Freq
% on both graphs plots the theroetical values also
figure(1)
loglog(FREQ,Impedance,'rs')
hold on
if RC==1
loglog(FREQ,ImpTheo,'b')
end
title('Impedance Vs Frequency')
xlabel('Frequency (kHz)')
ylabel('Impedance (Ohms)')
if RC==1
legend('Experimental','Theoretical')
end
hold off
figure(2)
semilogx(FREQ,Phase,'rs')
hold on
if RC==1
semilogx(FREQ,PhaTheo,'b')
end
title('Phase vs Frequency')
xlabel('Frequency (kHz)')
ylabel('Phase (degrees)')
if RC==1
legend('Experimental','Theoretical')
end
hold off
end

function [ ErrorIMPer, ErrorPhase] = ErrorAN(FREQ,Impedance,Phase,ImpTHEO,PhaTHEO)

```

```
%Calculates %error for impedance and Relative signed error for phase and
%plots them
ErrorIMP=ImpTHEO-Impedance;
ErrorPhase=PhaTHEO-Phase;
ErrorIMPer=ErrorIMP./ImpTHEO*100;
ErrorPhaseer=ErrorPhase./PhaTHEO*100;
figure(4)
plot(FREQ,ErrorPhase,'r-s')
title('Differential Phase Error At Each Frequency')
xlabel('Frequency (kHz)')
ylabel('Error (Degrees)')
figure(5)
plot(FREQ,ErrorIMPer,'r-s')
title(' Impedance Error At Each Frequency')
xlabel('Frequency (kHz)')
ylabel('Error (%)')
end
```

# C IRB Approval

## Informed Consent Agreement for Participation

**Investigator:** Muhammad Abid, Tyler Newman, Sara Kim and Sebastian Rojas

**Contact Information:** mqp-lpbio@wpi.edu

**Title of Research Study:** Low Power Biomedical Sensor

**Introduction** You are being asked to participate in a research study. Before you agree, however, you must be fully informed about the purpose of the study, the procedures to be followed, and any benefits, risks or discomfort that you may experience as a result of your participation. This form presents information about the study so that you may make a fully informed decision regarding your participation.

**Purpose of the study:** The purpose of this study is to investigate and develop a skin impedance meter. Human skin impedance is widely used to evaluate body composition (Bioelectrical Impedance Analysis). It also can be indicators of many diseases such as skin cancer and diabetes. We will be verifying the functionality of the device by testing with human subject.

**Procedures to be followed:** We have built a skin impedance spectrometer that sends a current signal through tissue under test (TUT) and measures voltage across the TUT. First, a pair of electrodes will be attached to a forearm of a participant. Then, whenever the participant is ready, the device will send an AC current signal of maximum peak value of  $200\mu\text{A}$  (very low DC current included, less than  $\pm 25\mu\text{A}$ ) through the electrodes and measure the voltage value. The current signal sent through is below the safety limit which is  $9\text{mA DC}$  and  $1.8\text{mA AC @ } 60\text{Hz}$ <sup>1</sup>. This process will take less than 10 seconds, and the participant is free to take off the electrodes.

**Risks to study participants:** It is possible that a participant feels a minor discomfort when injecting the current signal.

**Benefits to research participants and others:** Your participation will not have a immediate benefit to a participant. However, this experiment will be helpful in verifying the functionality of the device developed in the research.

**Record keeping and confidentiality:** Some of the biological information including gender and age will be collected along with the skin impedance value. Collected data will be included in the project report. The information is only for research purpose and will not contain any reference that can make the information identifiable.

**Compensation or treatment in the event of injury:** The research will not cause more than a minimal risk. In case of an injury, you will be treated with proper procedure to

---

<sup>1</sup> Environment, Safety, and Health Manual, Volume II, Part 16.1, U.S. Dept. of Energy at University of California Lawrence Livermore National Laboratory, Contract W-7405-ENG-48, Feb 1996

**Approved by**  
**WPI IRB 1**  
**3/3/16 - 3/2/17**

reduce discomfort and heal any wound. You do not give up any of your legal rights by signing this statement.

**For more information about this research or about the rights of research participants, or in case of research-related injury, contact:**

Student Investigator, Muhammad Abid, Email: meabid@wpi.edu  
Student Investigator, Tyler Newman, Email: tjnewman@wpi.edu  
Student Investigator, Sara Kim, Email: skim@wpi.edu  
Student Investigator, Sebastian Rojas, Email: srojas2@wpi.edu  
Project Advisor, John McNeill, Email: mcneill@wpi.edu  
WPI IRB Chair, Professor Kent Rissmiller, Tel. 508-831-5019, Email: kjr@wpi.edu  
University Compliance Officer, Jon Bartelson, Tel. 508-831-5725, Email: jonb@wpi.edu

**Your participation in this research is voluntary.** Your refusal to participate will not result in any penalty to you or any loss of benefits to which you may otherwise be entitled. You may decide to stop participating in the research at any time without penalty or loss of other benefits. The project investigators retain the right to cancel or postpone the experimental procedures at any time they see fit.

**By signing below,** you acknowledge that you have been informed about and consent to be a participant in the study described above. Make sure that your questions are answered to your satisfaction before signing. You are entitled to retain a copy of this consent agreement.

\_\_\_\_\_ Date: \_\_\_\_\_  
Study Participant Signature

\_\_\_\_\_  
Study Participant Name (Please print)

\_\_\_\_\_ Date: \_\_\_\_\_  
Signature of Person who explained this study


**Approved by  
WPI IRB 1  
3/3/16 - 3/2/17**



## D.2 Digital

System Schematic: Digital

WPI ECE Department  
MQP 2015-16: Low Power  
Skin Impedance Spectrometer



## D.3 Power

System Schematic: Power

WPI ECE Department  
MQP 2015-16: Low Power  
Skin Impedance Spectrometer

